- 您现在的位置：买卖IC网 > PDF目录17070 > AD7940-DBRD (Analog Devices Inc)BOARD EVAL FOR AD7940 STAMP SPI PDF资料下载
参数资料
| 型号： | AD7940-DBRD |
| 厂商： | Analog Devices Inc |
| 文件页数： | 8/20页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD7940 STAMP SPI |
| 标准包装： | 1 |
| ADC 的数量： | 1 |
| 位数： | 14 |
| 采样率（每秒）： | 100k |
| 数据接口： | 串行 |
| 输入范围： | 0 ~ Vdd |
| 在以下条件下的电源（标准）： | 17mW @ 100kSPS & 5V |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7940 |
| 已供物品： | 板 |
| 相关产品： | AD7940BRJZ-REEL7DKR-ND - IC ADC 14BIT 100KSPS SOT-23-6 AD7940BRJZ-REEL7CT-ND - IC ADC 14BIT 100KSPS SOT-23-6 AD7940BRJZ-REEL7TR-ND - IC ADC 14BIT 100KSPS SOT-23-6 AD7940BRM-ND - IC ADC 14BIT UNIPOLAR 8-MSOP AD7940BRM-REEL7TR-ND - IC ADC 14BIT UNIPOLAR 8-MSOP |
AD7940
Rev. A | Page 16 of 20
SERIAL INTERFACE
Figure 20 shows the detailed timing diagram for serial
interfacing to the AD7940. The serial clock provides the
conversion clock and also controls the transfer of information
from the AD7940 during conversion.
The CS signal initiates the data transfer and conversion process.
The falling edge of CS puts the track-and-hold into hold mode,
takes the bus out of three-state, and samples the analog input.
The conversion is also initiated at this point and will require at
least 16 SCLK cycles to complete. Once 15 SCLK falling edges
have elapsed, the track-and-hold will go back into track mode
on the next SCLK rising edge as shown in Figure 20 at Point B.
On the 16th SCLK falling edge, the SDATA line will go back
into three-state. If the rising edge of CS occurs before 16 SCLKs
have elapsed, the conversion will be terminated and the SDATA
line will go back into three-state; otherwise SDATA returns to
three-state on the 16th SCLK falling edge as shown in Figure 20.
Sixteen serial clock cycles are required to perform the
conversion process and to access data from the AD7940. CS
going low provides the first leading zero to be read in by the
microcontroller or DSP. The remaining data is then clocked out
by subsequent SCLK falling edges beginning with the second
leading zero, thus the first falling clock edge on the serial clock
has the first leading zero provided and also clocks out the
second leading zero. The data transfer will consist of two
leading zeros followed by the 14 bits of data. The final bit in the
data transfer is valid on the 16th falling edge, having been
clocked out on the previous (15th) falling edge.
It is also possible to take valid data on each SCLK rising edge
rather than falling edge, since the SCLK cycle time is long
enough to ensure the data is ready on the rising edge of SCLK.
However, the first leading zero will still be driven by the CS
falling edge, and so it can be taken only on the first SCLK
falling edge. It may be ignored, and the first rising edge of SCLK
after the CS falling edge would have the second leading zero
provided and the 15th rising SCLK edge would have DB0
provided. This method may not work with most
microcontrollers/DSPs, but could possibly be used with FPGAs
and ASICs.
03305-0-013
t4
tCONVERT
2 LEADING ZEROS
3-STATE
B
SCLK
1
2
3
4
5
13
14
15
16
SDATA
0
ZERO
DB13
DB12
DB11
DB10
DB2
DB1
DB0
CS
t2
t3
t6
t7
t5
t8
tQUIET
Figure 20. AD7940 Serial Interface Timing Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| EVAL-AD5663REBZ | BOARD EVAL FOR AD5663 |
| NRS6010T3R3MMGF | INDUCTOR POWER 3.3UH 1.5A SMD |
| EVAL-AD5390EBZ | BOARD EVALUATION FOR AD5390 |
| MIC2026-1YM TR | IC SW DISTRIBUTION 2CHAN 8SOIC |
| EVAL-AD5680EBZ | BOARD EVAL FOR AD5680 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7942 | 制造商:AD 制造商全称:Analog Devices 功能描述:16-Bit, +/-0.65 LSB INL, 500 kSPS PulSAR Differential ADC in MSOP/QFN |
| AD79421 | 制造商:AD 制造商全称:Analog Devices 功能描述:18-Bit, 2 MSPS PulSAR 15 mW ADC in LFCSP (QFN) |
| AD7942BCPRL7 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN |
| AD7942BCPWP | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN |
| AD7942BCPZRL | 功能描述:IC ADC 14BIT SAR 250KSPS 10LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
发布紧急采购，3分钟左右您将得到回复。