- 您现在的位置：买卖IC网 > PDF目录10304 > AD7942BCPZRL (Analog Devices Inc)IC ADC 14BIT SAR 250KSPS 10LFCSP PDF资料下载
参数资料
| 型号： | AD7942BCPZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 14/24页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT SAR 250KSPS 10LFCSP |
| 标准包装： | 5,000 |
| 系列： | PulSAR® |
| 位数： | 14 |
| 采样率（每秒）： | 250k |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 1.25mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 10-WFDFN 裸露焊盘，CSP |
| 供应商设备封装： | 10-LFCSP-WD（3x3） |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 1 个伪差分，单极 |
| 配用： | EVAL-AD7942CB-ND - BOARD EVALUATION FOR AD7942 |
AD7942
Rev. B | Page 21 of 2
4
Chain Mode Without Busy Indicator
This mode can be used to daisy-chain multiple AD7942s on
a 3-wire serial interface. This feature is useful for reducing
component count and wiring connections, for example, in
isolated multiconverter applications or for systems with a
limited interfacing capacity. Data readback is analogous to
clocking a shift register. A connection diagram example using
two AD7942s is shown in Figure 38 and the corresponding
timing diagram is given in Figure 39.
When SDI and CNV are low, SDO is driven low. With SCK
low, a rising edge on CNV initiates a conversion, selects the
chain mode, and disables the busy indicator. In this mode, CNV
is held high during the conversion phase and the subsequent
data readback. When the conversion is complete, the MSB is
output onto SDO and the AD7942 enters the acquisition phase
and powers down. The remaining data bits stored in the inter-
nal shift register are then clocked by subsequent SCK falling
edges. For each ADC, SDI feeds the input of the internal shift
register and is clocked by the SCK falling edge. Each ADC in
the chain outputs its data MSB first and 14 × N clocks are
required to readback the N ADCs. The data is valid on both
SCK edges. Although the rising edge can be used to capture
the data, a digital host also using the SCK falling edge allows
a faster reading rate and consequently more AD7942s in the
chain, provided the digital host has an acceptable hold time.
The maximum conversion rate may be reduced due to the total
readback time. For instance, with a 5 ns digital host setup time
and 3 V interface, up to eight AD7942s running at a conversion
rate of 220 kSPS can be daisy-chained on a 3-wire port.
CNV
SCK
SDO
SDI
CLK
CONVERT
DATA IN
DIGITAL HOST
AD7942
B
CNV
SCK
SDO
SDI AD7942
A
04
65
7-
0
38
Figure 38. Chain Mode Without Busy Indicator Connection Diagram
SDOA = SDIB
DA13
DA12
DA11
SCK
1
2
3
262728
tSSDISCK
tHSDISCK
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
CNV
DA1
12
13
tSCK
tSCKL
tSCKH
DA0
15
16
14
SDIA = 0
SDOB
DB13
DB12
DB11
DA1
DB1DB0DA13
DA12
tHSDO
tDSDO
tSSCKCNV
tHSCKCNV
DA0
04
65
7-
0
39
Figure 39. Chain Mode Without Busy Indicator, Serial Interface Timing
相关PDF资料 |
PDF描述 |
|---|---|
| D38999/24FJ61BN | CONN HSG RCPT 61POS JAM NUT SCKT |
| AD9283BRSZ-80 | IC ADC 8BIT 80MSPS 3V 20-SSOP |
| D38999/26JC98SALC | CONN HSG PLUG 10POS STRGHT SCKT |
| MS27508E14F35PA | CONN RCPT 37POS BOX MNT W/PINS |
| AD7708BRU-REEL | IC ADC 16BIT R-R 8/10CH 28-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7942BCPZRL1 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 250 kSPS PulSAR, Pseudo Differential ADC in MSOP/QFN |
| AD7942BCPZRL7 | 功能描述:IC ADC 14BIT 250KSPS 10-LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD7942BCPZRL71 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 250 kSPS PulSAR, Pseudo Differential ADC in MSOP/QFN |
| AD7942BRM | 制造商:Analog Devices 功能描述:ADC Single SAR 250ksps 14-bit Serial 10-Pin MSOP Tube 制造商:Analog Devices 功能描述:IC 14-BIT ADC |
| AD7942BRMRL7 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN |
发布紧急采购，3分钟左右您将得到回复。