- 您现在的位置：买卖IC网 > PDF目录10538 > AD7946BRMZ (Analog Devices Inc)IC ADC 14BIT 500KSPS SAR 10-MSOP PDF资料下载
参数资料
| 型号： | AD7946BRMZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 13/24页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT 500KSPS SAR 10-MSOP |
| 标准包装： | 50 |
| 系列： | PulSAR® |
| 位数： | 14 |
| 采样率（每秒）： | 500k |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 19mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 10-TFSOP，10-MSOP（0.118"，3.00mm 宽） |
| 供应商设备封装： | 10-MSOP |
| 包装： | 管件 |
| 输入数目和类型： | 1 个伪差分，单极 |
| 产品目录页面： | 780 (CN2011-ZH PDF) |
| 配用： | EVAL-AD7946CBZ-ND - BOARD EVALUATION FOR AD7946 |
AD7946
Rev. A | Page 20 of 24
CS MODE 4-WIRE WITH BUSY INDICATOR
This mode is usually used when a single AD7946 is connected
to an SPI-compatible digital host, which has an interrupt input,
and it is desired to keep CNV, which is used to sample the
analog input, independent of the signal used to select the data
reading. This requirement is particularly important in
applications where low jitter on CNV is desired.
The connection diagram is shown in Figure 39, and the
corresponding timing is given in Figure 40.
With SDI high, a rising edge on CNV initiates a conversion,
selects the CS mode, and forces SDO to high impedance. In this
mode, CNV must be held high during the conversion phase and
the subsequent data readback (if SDI and CNV are low, SDO is
driven low). Prior to the minimum conversion time, SDI could
be used to select other SPI devices, such as analog multiplexers,
but SDI must be returned low before the minimum conversion
time and held low until the maximum conversion time to
guarantee the generation of the BUSY signal indicator. When
the conversion is complete, SDO goes from high impedance to
low. With a pull-up on the SDO line, this transition can be used
as an interrupt signal to initiate the data readback controlled by
the digital host. The AD7946 then enters the acquisition phase
and powers down. The data bits are then clocked out, MSB first,
by subsequent SCK falling edges. The data is valid on both SCK
edges. Although the rising edge can be used to capture the data,
a digital host using the SCK falling edge allows a faster reading
rate, provided it has an acceptable hold time. After the optional
15th SCK falling edge or SDI going high, whichever is earlier, the
SDO returns to high impedance.
DATA IN
IRQ
CLK
CONVERT
VIO
DIGITAL HOST
046
56
-03
8
47k
CNV
SCK
SDO
SDI
AD7946
CS1
Figure 39. CS Mode 4-Wire with BUSY Indicator Connection Diagram
SDO
D13
D12
D1
D0
tDIS
SCK
123
13
14
15
tSCK
tSCKL
tSCKH
tHSDO
tDSDO
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
SDI
CNV
tSSDICNV
tHSDICNV
04656-039
Figure 40. CS Mode 4-Wire with BUSY Indicator Serial Interface Timing
相关PDF资料 |
PDF描述 |
|---|---|
| UMK105CH120KW-F | CAP CER 12PF 50V 10% C0H 0402 |
| VI-2T1-MX | CONVERTER MOD DC/DC 12V 75W |
| AD9235BCPZ-20 | IC ADC 12BIT SGL 20MSPS 32LFCSP |
| UMK105CH120JW-F | CAP CER 12PF 50V 5% C0H 0402 |
| VI-25N-MX | CONVERTER MOD DC/DC 18.5V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7946BRMZRL7 | 功能描述:IC ADC 14BIT 500KSPS 10-MSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7947 | 制造商:AD 制造商全称:Analog Devices 功能描述:3mW, 100kSPS, 14-Bit ADC in 6-Lead SOT-23 |
| AD7947BCP | 制造商:Analog Devices 功能描述:ADC SGL SAR 500KSPS 14BIT SERL 10LFCSP - Bulk |
| AD7948 | 制造商:AD 制造商全称:Analog Devices 功能描述:+3.3 V/+5 V Multiplying 12-Bit DACs |
| AD7948AN-B | 制造商:Rochester Electronics LLC 功能描述:BYTE 12-B IOUT DAC IC - Bulk 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。