参数资料
| 型号： | AD8139ARDZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 15/25页 |
| 文件大小： | 0K |
| 描述： | IC AMP DIFF R-R LN LDIST 8SOIC |
| 标准包装： | 98 |
| 放大器类型： | 差分 |
| 电路数： | 1 |
| 输出类型： | 差分，满摆幅 |
| 转换速率： | 800 V/µs |
| -3db带宽： | 410MHz |
| 电流 - 输入偏压： | 2.25µA |
| 电压 - 输入偏移： | 150µV |
| 电流 - 电源： | 24.5mA |
| 电流 - 输出 / 通道： | 100mA |
| 电压 - 电源，单路/双路(±)： | 4.5 V ~ 12 V，±2.25 V ~ 6 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm Width）裸露焊盘 |
| 供应商设备封装： | 8-SOIC-EP |
| 包装： | 管件 |
| 产品目录页面： | 770 (CN2011-ZH PDF) |
AD8139
Rev. B | Page 21 of 24
One way to avoid the input common-mode swing limitation is
to bias VIN and VREF at midsupply. In this case, VIN is 5 V p-p
swinging about a baseline at 2.5 V, and VREF is connected to a
low-Z 2.5 V source. VICM now has an amplitude of 2.5 V p-p and
is swinging about 2.5 V. Using the results in Equation 17, VACM
is calculated to be equal to VICM because VOCM = VICM. Therefore,
VACM swings from 1.25 V to 3.75 V, which is well within the
input common-mode voltage limits of the AD8139. Another
benefit seen in this example is that because VOCM = VACM = VICM
no wasted common-mode current flows. Figure 62 illustrates
how to provide the low-Z bias voltage. For situations that do not
require a precise reference, a simple voltage divider suffices to
develop the input voltage to the buffer.
VIN
0V TO 5V
AD8139
+
–
8
2
1
6
3
4
5
VOCM
200
324
5V
200
324
0.1F
10F
+
AD8031
+
–
0.1F
5V
ADR431
2.5V
REFERENCE
TO AD7674 REFBUFIN
046
79
-0
53
Figure 62. Low-Z 2.5 V Buffer
Another way to avoid the input common-mode swing limitation is
to use dual power supplies on the AD8139. In this case, the
biasing circuitry is not required.
Bandwidth vs. Closed-Loop Gain
The 3 dB bandwidth of the AD8139 decreases proportionally
to increasing closed-loop gain in the same way as a traditional
voltage feedback operational amplifier. For closed-loop gains
greater than 4, the bandwidth obtained for a specific gain can be
estimated as
)
MHz
300
(
,
dB
3
,
×
+
=
F
G
dm
OUT
R
V
f
(20)
or equivalently, β(300 MHz).
This estimate assumes a minimum 90° phase margin for the
amplifier loop, which is a condition approached for gains greater
than 4. Lower gains show more bandwidth than predicted by
the equation due to the peaking produced by the lower
phase margin.
Estimating DC Errors
Primary differential output offset errors in the AD8139 are due
to three major components: the input offset voltage, the offset
between the VAN and VAP input currents interacting with the
feedback network resistances, and the offset produced by the dc
voltage difference between the input and output common-mode
voltages in conjunction with matching errors in the feedback
network.
The first output error component is calculated as
+
=
G
F
IO
R
V
e1
Vo _
, or equivalently as VIO/β
(21)
where VIO is the input offset voltage. The input offset voltage of the
AD8139 is laser trimmed and guaranteed to be less than 500 μV.
The second error is calculated as
()
F
IO
G
F
G
F
IO
R
I
R
I
e2
Vo
=
+
+
=
_
(22)
where IIO is defined as the offset between the two input bias
currents.
The third error voltage is calculated as
Vo_e3 = Δenr × (VICM VOCM)
(23)
where Δenr is the fractional mismatch between the two
feedback resistors.
The total differential offset error is the sum of these three error
sources.
Other Impact of Mismatches in the Feedback Networks
The internal common-mode feedback network still forces the
output voltages to remain balanced, even when the RF/RG feedback
networks are mismatched. However, the mismatch will cause a
gain error proportional to the feedback network mismatch.
Ratio-matching errors in the external resistors degrade the
ability to reject common-mode signals at the VAN and VIN input
terminals, much the same as with a four-resistor difference
amplifier made from a conventional op amp. Ratio-matching
errors also produce a differential output component that is
equal to the VOCM input voltage times the difference between the
feedback factors (βs). In most applications using 1% resistors,
this component amounts to a differential dc offset at the output
that is small enough to be ignored.
相关PDF资料 |
PDF描述 |
|---|---|
| LT1206CT7#PBF | IC CURR FEEDBK AMP 250MA TO220-7 |
| 929835-01-16 | CONN HEADER .100 SNGL R/A 16POS |
| LT1206CR#PBF | IC CURRNT FEEDBCK AMP 250MA 7-DD |
| LTC2052IS#PBF | IC OPAMP ZERO-DRIFT QUAD 14SOIC |
| LTC2052CGN#PBF | IC OPAMP ZERO-DRIFT QUAD 16SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD8139ARDZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Noise Rail-to-Rail Differential ADC Driver |
| AD8139ARDZ-REEL | 功能描述:IC AMP DIFF R-R LN LDIST 8SOIC RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:50 系列:- 放大器类型:J-FET 电路数:2 输出类型:- 转换速率:13 V/µs 增益带宽积:3MHz -3db带宽:- 电流 - 输入偏压:65pA 电压 - 输入偏移:3000µV 电流 - 电源:1.4mA 电流 - 输出 / 通道:- 电压 - 电源，单路/双路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作温度:-40°C ~ 85°C 安装类型:通孔 封装/外壳:8-DIP（0.300"，7.62mm） 供应商设备封装:8-PDIP 包装:管件 |
| AD8139ARDZ-REEL7 | 功能描述:IC AMP DIFF R-R LN LDIST 8SOIC RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:50 系列:- 放大器类型:J-FET 电路数:2 输出类型:- 转换速率:13 V/µs 增益带宽积:3MHz -3db带宽:- 电流 - 输入偏压:65pA 电压 - 输入偏移:3000µV 电流 - 电源:1.4mA 电流 - 输出 / 通道:- 电压 - 电源，单路/双路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作温度:-40°C ~ 85°C 安装类型:通孔 封装/外壳:8-DIP（0.300"，7.62mm） 供应商设备封装:8-PDIP 包装:管件 |
| AD8139AR-REEL | 制造商:Analog Devices 功能描述:ULTRA LOW NOISE FULLY DIFFERENTIAL ADC DRIVER - Tape and Reel |
| AD8139CP | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。