参数资料
型号: AD8150
厂商: Analog Devices, Inc.
英文描述: 33 x 17, 1.5 Gbps Digital Crosspoint Switch
中文描述: 33 × 17,1.5 Gbps的数字交叉点开关
文件页数: 17/35页
文件大小: 995K
代理商: AD8150
AD8150
–17–
REV. 0
matrix. It is useful to momentarily hold
RESET
at a logic LOW
state when powering up the AD8150 in a system that has mul-
tiple output signal pairs connected together. Failure to do this
may result in several signal outputs contending after power-up.
The reset pin is not gated by the state of the chip-select pin,
CS
.
It should be noted that the
RESET
pin does not program the
first rank, which will contain undefined data after power-up.
CONTROL INTERFACE TRANSLATORS
The AD8150 control interface has two supply pins, V
DD
and
V
SS
. The potential between the positive logic supply V
DD
and
the negative logic supply V
SS
must be at least 3 V and no more
than 5 V. Regardless of supply, the logic threshold is approxi-
mately 1.6 V above V
SS
, allowing the interface to be used with
most CMOS and TTL logic drivers.
The signal matrix supplies, V
CC
and V
EE
, can be set indepen-
dent of the voltage on V
DD
and V
SS
, with the constraints that
(V
DD
–V
EE
)
10 V. These constraints will allow operation of
the control interface on 3 V or 5 V while the signal matrix is
operated on 3.3 V or 5 V PECL, or –3.3 V or –5 V ECL.
CIRCUIT DESCRIPTION
The AD8150 is a high-speed 33
×
17 differential crosspoint switch
designed for data rates up to 1.5 Gbps per channel. The AD8150
supports PECL-compatible input and output levels when operated
from a 5 V supply (V
CC
= 5 V, V
EE
= GND) or ECL-compatible
levels when operated from a –5 V supply (V
CC
= GND, V
EE
=
–5 V). To save power, the AD8150 can run from a 3.3 V supply
to interface with low-voltage PECL circuits or a –3.3 V supply
to interface with low-voltage ECL circuits. The AD8150 utilizes
differential current mode outputs with individual disable control,
which facilitates busing together the outputs of multiple AD8150s
to assemble larger switch arrays. This feature also reduces sys-
tem crosstalk and can greatly reduce power dissipation in a large
switch array. A single external resistor programs the current for
all enabled output stages, allowing for user control over output
levels with different output termination schemes and transmis-
sion line characteristic impedances.
High-Speed Data Inputs (INxxP, INxxN)
The AD8150 has 33 pairs of differential voltage-mode inputs.
The common-mode input range extends from the positive sup-
ply voltage (V
CC
) down to include standard ECL or PECL input
levels (V
CC
– 2 V). The minimum differential input voltage is
less than 300 mV. Unused inputs may be connected directly to
any level within the allowed common-mode input range. A sim-
plified schematic of the input circuit is shown in Figure 31.
V
CC
INxxP
INxxN
V
EE
Figure 31. Simplified Input Circuit
In order to maintain signal fidelity at the high data rates supported
by the AD8150, the input transmission lines should be terminated
as close to the input pins as possible. The preferred input termi-
nation structure will depend primarily on the application and
the output circuit of the data source. Standard ECL compo-
nents have open emitter outputs that require pull-down resistors.
Three input termination networks suitable for this type of source
are shown in Figure 32. The characteristic impedance of the trans-
mission line is shown as Z
O
. The resistors, R1 and R2, in the
Thevenin termination are chosen to synthesize a V
TT
source
with an output resistance of Z
O
and an open-circuit output volt-
age equal to V
CC
– 2 V. The load resistors (R
L
) in the differential
termination scheme are needed to bias the emitter followers of
the ECL source.
V
CC
INxxP
INxxN
Z
O
Z
O
Z
O
Z
O
ECL SOURCE
V
TT
= VCG2V
(a)
V
CC
V
CC
INxxP
INxxN
Z
O
Z
O
R2
R2
R1
R1
V
EE
ECL SOURCE
V
CC
2V
(b)
INxxP
INxxN
Z
O
R
L
Z
O
2Z
O
R
L
V
EE
ECL SOURCE
(c)
Figure 32. AD8150 Input Termination from ECL/PECL
Sources: a) Parallel Termination Using V
TT
Supply, b)
Thevenin Equivalent Termination, c) Differential Termination
If the AD8150 is driven from a current mode output stage such
as another AD8150, the input termination should be chosen
to accommodate that type of source, as explained in the fol-
lowing section.
High-Speed Data Outputs (OUTyyP, OUTyyN)
The AD8150 has 17 pairs of differential current-mode outputs.
The output circuit, shown in Figure 33, is an open-collector
NPN current switch with resistor-programmable tail current and
output compliance extending from the positive supply voltage
(V
CC
) down to standard ECL or PECL output levels (V
CC
– 2 V).
The outputs may be disabled individually to permit outputs
from multiple AD8150’s to be connected directly. Since the
output currents of multiple enabled output stages connected
in this way sum, care should be taken to ensure that the out-
put compliance limit is not exceeded at any time; this can be
achieved by disabling the active output driver before enabling
any inactive driver.
相关PDF资料
PDF描述
AD8150AST 33 x 17, 1.5 Gbps Digital Crosspoint Switch
AD8151-EVAL GPA/SK 300X280X1,5...
AD8151 33 x 17, 3.2 Gb/s Digital Crosspoint Switch
AD8151AST 33 x 17, 3.2 Gb/s Digital Crosspoint Switch
AD8156 6.25 Gbps 4】4 Digital Crosspoint Switch with EQ
相关代理商/技术参数
参数描述
AD8150AST 制造商:Rochester Electronics LLC 功能描述:LQFP 1.5GBPS 33X17 DIGITAL CROSSPOINT SW - Tape and Reel 制造商:Analog Devices 功能描述:IC SWITCH CROSSPOINT
AD8150ASTZ 功能描述:IC CROSSPOINT SWIT 33X17 184LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 模拟开关,多路复用器,多路分解器 系列:XStream™ 应用说明:Ultrasound Imaging Systems Application Note 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 功能:开关 电路:单刀单掷 导通状态电阻:48 欧姆 电压电源:单电源 电压 - 电源,单路/双路(±):2.7 V ~ 5.5 V 电流 - 电源:5µA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP(7x7) 包装:托盘
AD8150ASTZ 制造商:Analog Devices 功能描述:IC DIGITAL CROSSPOINT SWITCH
AD8150-EVAL 制造商:Analog Devices 功能描述:EVAL KIT FOR 33 17, 1.5 GBPS DGTL CROSSPOINT SWIT - Bulk
AD8151 制造商:AD 制造商全称:Analog Devices 功能描述:33 x 17, 3.2 Gb/s Digital Crosspoint Switch