参数资料
| 型号： | AD8150ASTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 15/44页 |
| 文件大小： | 0K |
| 描述： | IC CROSSPOINT SWIT 33X17 184LQFP |
| 标准包装： | 1 |
| 系列： | XStream™ |
| 功能： | 交叉点开关 |
| 电路： | 1 x 33:17 |
| 电压电源： | 双电源 |
| 电压 - 电源，单路/双路(±)： | ±3 V ~ 5.25 V |
| 工作温度： | 0°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 184-LQFP |
| 供应商设备封装： | 184-LQFP（20x20） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
AD8150
Rev. A | Page 22 of 44
RE Input
Second-rank read enable. Forcing this pin to logic low enables
the output drivers on the bidirectional D[6:0] pins, entering the
readback mode of operation. By selecting an output address
with the A[4:0] pins and forcing RE to logic low, the 7-bit data
stored in the second-rank latch for that output address will be
written to the D[6:0] pins. Data should not be written to the
D[6:0] pins externally while in readback mode. The RE and WE
pins are not exclusive and may be used at the same time, but
data should not be written to the D[6:0] pins from external
sources while in readback mode.
CS Input
Chip select. This pin must be forced to logic low to program or
receive data from the logic interface, with the exception of the
RESET pin, described below. This pin has no effect on the
signal pairs and does not alter any of the stored control data.
RESET Input
Global output disable pin. Forcing the RESET pin to logic low
will reset the enable bit, D6, in all 17 second-rank latches,
regardless of the state of any other pins. This has the effect of
immediately disabling the 17 output signal pairs in the matrix.
It is useful to momentarily hold RESET at a logic low state when
powering up the AD8150 in a system that has multiple output
signal pairs connected together. Failure to do this may result in
several signal outputs contending after power-up. The reset pin
is not gated by the state of the chip-select pin, CS. It should be
noted that the RESET pin does not program the first rank,
which will contain undefined data after power-up.
CONTROL INTERFACE TRANSLATORS
The AD8150 control interface has two supply pins, VDD and VSS.
The potential between the positive logic supply VDD and the
negative logic supply VSS must be at least 3 V and no more than
5 V. Regardless of supply, the logic threshold is approximately
1.6 V above VSS, allowing the interface to be used with most
CMOS and TTL logic drivers.
The signal matrix supplies, VCC and VEE, can be set independent
of the voltage on VDD and VSS, with the constraints that (VDD
VEE) ≤ 10 V. These constraints will allow operation of the
control interface on 3 V or 5 V while the signal matrix is
operated on 3.3 V or 5 V PECL, or on 3.3 V or 5 V ECL.
相关PDF资料 |
PDF描述 |
|---|---|
| AD8151ASTZ | IC CROSSPOINT SWIT 33X17 184LQFP |
| AD8152JBP | IC CROSSPOINT SWIT 34X34 256BGA |
| AD8153ACPZ-RL7 | IC SW MUX/DEMUX SGL BUFF 32LFCSP |
| AD8155ACPZ | IC MUX/DEMUX DUAL BUFFER 64LFCSP |
| AD8156ABCZ | IC SWITCH XPT 4X4 W/EQ 49CSPBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD8150ASTZ | 制造商:Analog Devices 功能描述:IC DIGITAL CROSSPOINT SWITCH |
| AD8150-EVAL | 制造商:Analog Devices 功能描述:EVAL KIT FOR 33 17, 1.5 GBPS DGTL CROSSPOINT SWIT - Bulk |
| AD8151 | 制造商:AD 制造商全称:Analog Devices 功能描述:33 x 17, 3.2 Gb/s Digital Crosspoint Switch |
| AD8151AST | 制造商:AD 制造商全称:Analog Devices 功能描述:33 x 17, 3.2 Gb/s Digital Crosspoint Switch |
| AD8151ASTZ | 功能描述:IC CROSSPOINT SWIT 33X17 184LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 模拟开关，多路复用器，多路分解器 系列:XStream™ 其它有关文件:STG4159 View All Specifications 标准包装:5,000 系列:- 功能:开关 电路:1 x SPDT 导通状态电阻:300 毫欧 电压电源:双电源 电压 - 电源，单路/双路(±):±1.65 V ~ 4.8 V 电流 - 电源:50nA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:7-WFBGA，FCBGA 供应商设备封装:7-覆晶 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。