- 您现在的位置：买卖IC网 > PDF目录3986 > IDT70V38L20PF (IDT, Integrated Device Technology Inc)IC SRAM 1.125MBIT 20NS 100TQFP PDF资料下载
参数资料
| 型号： | IDT70V38L20PF |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 8/17页 |
| 文件大小： | 0K |
| 描述： | IC SRAM 1.125MBIT 20NS 100TQFP |
| 标准包装： | 6 |
| 格式 - 存储器： | RAM |
| 存储器类型： | SRAM - 双端口，异步 |
| 存储容量： | 1.125M（64K x 18） |
| 速度： | 20ns |
| 接口： | 并联 |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 100-LQFP |
| 供应商设备封装： | 100-TQFP（14x14） |
| 包装： | 托盘 |
| 其它名称： | 70V38L20PF |
IDT70V38L
High-Speed 3.3V 64K x 18 Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
Timing Waveform of Write Cycle No. 1, R/ W Controlled Timing (1,5,8)
t WC
ADDRESS
OE
t AW
t HZ
(7)
CE or SEM
(9,10)
UB or LB
(9)
t AS (6)
t WP
(2)
t WR (3)
R/ W
t WZ (7)
t OW
DATA OUT
(4)
t DW
t DH
(4)
DATA IN
4850 drw 07
Timing Waveform of Write Cycle No. 2, CE Controlled Timing (1,5)
t WC
ADDRESS
t AW
CE or SEM
(9,10)
t AS
UB or LB (9)
R/ W
(6)
t EW (2)
t DW
t WR (3)
t DH
DATA IN
4850 drw 08
NOTES:
1. R/ W or CE or UB and LB = V IH during all address transitions.
2. A write occurs during the overlap (t EW or t WP ) of a CE = V IL and a R/ W = V IL for memory array writing cycle.
3. t WR is measured from the earlier of CE or R/ W (or SEM or R/ W ) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the CE or SEM = V IL transition occurs simultaneously with or after the R/ W = V IL transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last, CE or R/ W .
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load
(Figure 2).
8. If OE = V IL during R/W controlled write cycle, the write pulse width must be the larger of t WP or (t WZ + t DW ) to allow the I/O drivers to turn off and data to be
placed on the bus for the required t DW . If OE = V IH during an R/ W controlled write cycle, this requirement does not apply and the write pulse can be as short as the
specified t WP .
9. To access RAM, CE = V IL and SEM = V IH . To access semaphore, CE = V IH and SEM = V IL . t EW must be met for either condition.
10. Refer to Truth Table I - Chip Enable.
8
相关PDF资料 |
PDF描述 |
|---|---|
| IDT70V28L20PF | IC SRAM 1MBIT 20NS 100TQFP |
| KMPC855TVR80D4 | IC MPU POWERQUICC 80MHZ 357-PBGA |
| KMPC855TCZQ66D4 | IC MPU POWERQUICC 66MHZ 357-PBGA |
| IDT70V9279L6PRF | IC SRAM 512KBIT 6NS 128TQFP |
| KMPC855TCZQ50D4 | IC MPU POWERQUICC 50MHZ 357-PBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD8205WYRZ-R7 | 功能描述:IC AMP DIFF 42V SGL 8SOIC RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:50 系列:- 放大器类型:通用 电路数:2 输出类型:满摆幅 转换速率:1.8 V/µs 增益带宽积:6.5MHz -3db带宽:4.5MHz 电流 - 输入偏压:5nA 电压 - 输入偏移:100µV 电流 - 电源:65µA 电流 - 输出 / 通道:35mA 电压 - 电源，单路/双路(±):1.8 V ~ 5.25 V，±0.9 V ~ 2.625 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-TFSOP，10-MSOP（0.118"，3.00mm 宽） 供应商设备封装:10-MSOP 包装:管件 |
| AD8205WYRZ-RL | 功能描述:IC AMP DIFF 42V SGL 8SOIC RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:1,000 系列:- 放大器类型:电压反馈 电路数:4 输出类型:满摆幅 转换速率:33 V/µs 增益带宽积:20MHz -3db带宽:30MHz 电流 - 输入偏压:2nA 电压 - 输入偏移:3000µV 电流 - 电源:2.5mA 电流 - 输出 / 通道:30mA 电压 - 电源，单路/双路(±):4.5 V ~ 16.5 V，±2.25 V ~ 8.25 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-SOIC（0.154"，3.90mm 宽） 供应商设备封装:14-SOIC 包装:带卷 (TR) |
| AD8205YCSURF | 制造商:AD 制造商全称:Analog Devices 功能描述:Single-Supply 42 V System Difference Amplifier |
| AD8205YR | 制造商:Analog Devices 功能描述:AMP DIFF SINGLE SUPPLY SMD 8205 |
| AD8205YR-REEL | 制造商:Analog Devices 功能描述:SP Amp DIFF AMP Single 5.5V 8-Pin SOIC T/R |
发布紧急采购，3分钟左右您将得到回复。