参数资料
| 型号： | AD8304ARU |
| 厂商： | Analog Devices Inc |
| 文件页数： | 1/20页 |
| 文件大小： | 0K |
| 描述： | IC LOGARITHM CONV 160DB 14-TSSOP |
| 设计资源： | Interfacing ADL5315 to Translinear Logarithmic Amplifier (CN0056) Interfacing ADL5317 High Side Current Mirror to a Translinear Logarithmic Amplifier in an Avalanche Photodiode Power Detector |
| 标准包装： | 1 |
| 类型： | 对数转换器 |
| 应用： | 光纤 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 14-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 14-TSSOP |
| 包装： | 管件 |
REV. A
a
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
Fax: 781/326-8703
Analog Devices, Inc., 2002
AD8304
160 dB Range (100 pA –10 mA)
Logarithmic Converter
FEATURES
Optimized for Fiber Optic Photodiode Interfacing
Eight Full Decades of Range
Law Conformance 0.1 dB from 1 nA to 1 mA
Single-Supply Operation (3.0 V– 5.5 V)
Complete and Temperature Stable
Accurate Laser-Trimmed Scaling:
Logarithmic Slope of 10 mV/dB (at VLOG Pin)
Basic Logarithmic Intercept at 100 pA
Easy Adjustment of Slope and Intercept
Output Bandwidth of 10 MHz, 15 V/ s Slew Rate
1-, 2-, or 3-Pole Low-Pass Filtering at Output
Miniature 14-Lead Package (TSSOP)
Low Power: ~4.5 mA Quiescent Current (Enabled)
APPLICATIONS
High Accuracy Optical Power Measurement
Wide Range Baseband Log Compression
Versatile Detector for APC Loops
FUNCTIONAL BLOCK DIAGRAM
6
3
4
PDB
BIAS
VREF
10
2
12
IPD
VPDB
VSUM
INPT
VSUM 5
1
VNEG
~10k
ACOM
14
VPS2
PWDN
VPS1
VREF
7
VLOG
8
BFIN
9
BFNG
13
TEMPERATURE
COMPENSATION
5k
11
VOUT
0.5V
AD8304
PRODUCT DESCRIPTION
The AD8304 is a monolithic logarithmic detector optimized for
the measurement of low frequency signal power in fiber optic
systems. It uses an advanced translinear technique to provide an
exceptionally large dynamic range in a versatile and easily used
form. Its wide measurement range and accuracy are achieved
using proprietary design techniques and precise laser trimming.
In most applications only a single positive supply, VP, of 5 V
will be required, but 3.0 V to 5.5 V can be used, and certain
applications benefit from the added use of a negative supply,
VN. When using low supply voltages, the log slope is readily
altered to fit the available span. The low quiescent current and
chip disable features facilitate use in battery-operated applications.
The input current, IPD, flows in the collector of an optimally
scaled NPN transistor, connected in a feedback path around a
low offset JFET amplifier. The current-summing input node
operates at a constant voltage, independent of current, with a
default value of 0.5 V; this may be adjusted over a wide range,
including ground or below, using an optional negative supply.
An adaptive biasing scheme is provided for reducing the dark
current at very low light input levels. The voltage at Pin VPDB
applies approximately 0.1 V across the diode for IPD = 100 pA,
rising linearly with current to 2.0 V of net bias at IPD = 10 mA.
The input pin INPT is flanked by the guard pins VSUM that
track the voltage at the summing node to minimize leakage.
The default value of the logarithmic slope at the output VLOG is
accurately scaled to 10 mV/dB (200 mV/decade). The resistance
at this output is laser-trimmed to 5 k
, allowing the slope to be
lowered by shunting it with an external resistance; the addition
of a capacitor at this pin provides a simple low-pass filter. The
intermediate voltage VLOG is buffered in an output stage that can
swing to within about 100 mV of ground (or VN) and the posi-
tive supply, VP, and provides a peak current drive capacity of
±20 mA. The slope can be increased using the buffer and a pair
of external feedback resistors. An accurate voltage reference of
2V is also provided to facilitate the repositioning of the intercept.
Many operational modes are possible. For example, low-pass filters
of up to three poles may be implemented, to reduce the output
noise at low input currents. The buffer may also serve as a com-
parator, with or without hysteresis, using the 2 V reference, for
example, in alarm applications. The incremental bandwidth of
a translinear logarithmic amplifier inherently diminishes for small
input currents. At the 1 nA level, the AD8304’s bandwidth is
about 2 kHz, but this increases in proportion to IPD up to a
maximum value of 10 MHz.
The AD8304 is available in a 14-lead TSSOP package and specified
for operation from –40
°C to +85°C.
相关PDF资料 |
PDF描述 |
|---|---|
| AD8305ACPZ-R2 | IC AMP LOG CONV 100DB 16-LFCSP |
| AD8306AR | IC LOGARITHM AMP 5-400MHZ 16SOIC |
| AD8307AN | IC LOGARITHMIC AMP 8-DIP |
| AD8309ARU | IC LOGARITHM AMP 100DB 16-TSSOP |
| AD830ANZ | IC VIDEO DIFF AMP HS 8-DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD8304ARU-REEL | 制造商:Analog Devices 功能描述:SP Amp LOG Amp Single R-R O/P 5.5V 14-Pin TSSOP T/R 制造商:Analog Devices 功能描述:SP AMP LOG AMP SGL R-R O/P 5.5V 14TSSOP - Tape and Reel |
| AD8304ARU-REEL7 | 功能描述:IC LOGARITHMIC CONV 14-TSSOP T/R RoHS:否 类别:集成电路 (IC) >> 线性 - 放大器 - 专用 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:60 系列:- 类型:可变增益放大器 应用:CATV 安装类型:表面贴装 封装/外壳:20-WQFN 裸露焊盘 供应商设备封装:20-TQFN-EP（5x5） 包装:托盘 |
| AD8304ARUZ | 功能描述:IC LOGARITHM CONV 160DB 14-TSSOP RoHS:是 类别:集成电路 (IC) >> 线性 - 放大器 - 专用 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:60 系列:- 类型:可变增益放大器 应用:CATV 安装类型:表面贴装 封装/外壳:20-WQFN 裸露焊盘 供应商设备封装:20-TQFN-EP（5x5） 包装:托盘 |
| AD8304ARUZ | 制造商:Analog Devices 功能描述:Logarithmic Amplifier IC |
| AD8304ARUZ-RL7 | 功能描述:IC LOGARITHM CONV 160DB 14-TSSOP RoHS:是 类别:集成电路 (IC) >> 线性 - 放大器 - 专用 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:60 系列:- 类型:可变增益放大器 应用:CATV 安装类型:表面贴装 封装/外壳:20-WQFN 裸露焊盘 供应商设备封装:20-TQFN-EP（5x5） 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。