- 您现在的位置：买卖IC网 > PDF目录68990 > AD8339ACPZ-RL (ANALOG DEVICES INC) 0 MHz - 50 MHz RF/MICROWAVE I/Q DEMODULATOR PDF资料下载
参数资料
| 型号： | AD8339ACPZ-RL |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 调制器/解调器 |
| 英文描述： | 0 MHz - 50 MHz RF/MICROWAVE I/Q DEMODULATOR |
| 封装： | 6 X 6 MM, ROHS COMPLIANT, MO-220-VJJD-2, LFCSP-40 |
| 文件页数： | 17/36页 |
| 文件大小： | 2970K |
| 代理商： | AD8339ACPZ-RL |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
AD8339
Rev. A | Page 24 of
36
APPLICATIONS INFORMATION
The AD8339 is the key component of a phase shifter system
that aligns time-skewed information contained in RF signals.
Combined with a variable gain amplifier (VGA) and a low noise
family, the AD8339 forms a complete analog receiver for a high
performance ultrasound CW Doppler system.
LOGIC INPUTS AND INTERFACES
The SDI, SCLK, SDO, CSB, and RSET pins are CMOS com-
patible to 1.8 V. The threshold of the RSTS pin is 1.5 V with a
hysteresis of ±0.3 V. Each logic input pin is Schmitt trigger
activated, with a threshold centered at ~1.3 V and a hysteresis
of ±0.1 V around this value.
The only logic output, SDO, generates a signal that has a logic
low level of ~0.2 V and a logic high level of ~1.9 V to allow for
easy interfacing to the next AD8339 SDI input. Note that the
capacitive loading for the SDO pin should be kept as small as
possible (<5 pF), ideally only a short trace to the SDI pin of the
next chip. The output slew is limited to approximately ±500 μA,
which limits the speed when a large capacitor is connected.
Excessive values of parasitic capacitance on the SDO pin can
affect the timing and loading of data into the SDI input of the
next chip.
RESET INPUT
The RSET pin is used to synchronize the LO dividers in AD8339
arrays. Because they are driven by the same internal LO, the four
channels in any AD8339 are inherently synchronous. However,
when multiple AD8339s are used, it is possible that their dividers
wake up in different phase states. The function of the RSET pin
is to phase align all the LO signals in multiple AD8339s.
The 4LO divider of each AD8339 can be initiated in one of four
possible states: 0°, 90°, 180°, or 270° relative to other AD8339s.
The internally generated I/Q signals of each AD8339 LO are
always at a 90° angle relative to each other, but a phase shift can
occur during power-up between the dividers of multiple
AD8339s used in a common array.
The LO divider reset function has been improved in the AD8339
compared with the AD8333. The RSET pin still provides an
asynchronous reset of the LO dividers by forcing the internal
LO to hang; however, in the AD8339, the LO reset function is
fast and does not require a shutdown of the 4LO input signal.
The RSET mechanism also allows the measurement of non-
mixing gain from the RF input to the output. The rising edge of
the active high RSET pulse can occur at any time; however, the
duration should be ≥20 ns minimum. When the RSET pulse
transitions from high to low, the LO dividers are reactivated on
the next rising edge of the 4LO clock. To guarantee synchronous
operation of an array of AD8339s, the RSET pulse must go low
on all devices before the next rising edge of the 4LO clock.
Therefore, it is best to have the RSET pulse go low on the falling
edge of the 4LO clock; at the very least, the tSETUP should be
≥5 ns. An optimal timing setup is for the RSET pulse to go high
on a 4LO falling edge and to go low on a 4LO falling edge; this
gives 10 ns of setup time even at a 4LO frequency of 50 MHz
(12.5 MHz internal LO).
Check the synchronization of multiple AD8339s using the
following procedure:
1.
Activate at least one channel per AD8339 by setting the
appropriate channel enable bit in the serial interface.
2.
Set the phase code of all AD8339 channels to the same
logic state, for example, 0000.
3.
Apply the same test signal to all devices to generate a sine
wave in the baseband output and measure the output of
one channel per device.
4.
Apply an RSET pulse to all AD8339s.
5.
Because all the phase codes of the AD8339s should be the
same, the combined signal of multiple devices should be N
times greater than a single channel. If the combined signal
is less than N times one channel, one or more of the LO
phases of the individual AD8339s is in error.
LO INPUT
The LO input is a high speed, fully differential analog input that
responds to differences in the input levels (and not logic levels).
The LO inputs can be driven with a low common-mode voltage
amplifier, such as the National Semiconductor DS90C401 LVDS
driver. The graph in Figure 22 shows the range of common-mode
voltages. Logic families such as TTL or CMOS are unsuitable
for direct coupling to the LO input.
相关PDF资料 |
PDF描述 |
|---|---|
| AD8339ACPZ | 0 MHz - 50 MHz RF/MICROWAVE I/Q DEMODULATOR |
| ADL5374ACPZ-WP | 3000 MHz - 4000 MHz RF/MICROWAVE QUADRAPHASE MODULATOR |
| ADL5375-05ACPZ-R7 | 400 MHz - 6000 MHz RF/MICROWAVE I/Q MODULATOR |
| AH212-S8G | 1800 MHz - 2400 MHz RF/MICROWAVE NARROW BAND MEDIUM POWER AMPLIFIER |
| AK1222 | 100 MHz - 900 MHz RF/MICROWAVE SINGLE BALANCED MIXER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD8339-EVALZ | 功能描述:BOARD EVAL AD8339 I/Q DEMOD RoHS:是 类别:RF/IF 和 RFID >> RF 评估和开发套件，板 系列:- 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796 |
| AD834 | 制造商:AD 制造商全称:Analog Devices 功能描述:500 MHz Four-Quadrant Multiplier |
| AD834_12 | 制造商:AD 制造商全称:Analog Devices 功能描述:500 MHz Four-Quadrant Multiplier |
| AD8340 | 制造商:AD 制造商全称:Analog Devices 功能描述:400 MHz to 6 GHz Broadband Quadrature Modulator |
| AD8340ACPZ-REEL7 | 功能描述:IC MOD VECT 700-1000MHZ 24LFCSP RoHS:是 类别:RF/IF 和 RFID >> RF 调制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 功能:调制器 LO 频率:700MHz ~ 2.3GHz RF 频率:700MHz ~ 2.3GHz P1dB:1dBm 底噪:-148dBm/Hz 输出功率:-1dBm 电流 - 电源:46mA 电源电压:2.7 V ~ 3.6 V 测试频率:1.75GHz 封装/外壳:28-WFQFN 裸露焊盘 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。