参数资料
型号: AD9216BCPZRL7-65
厂商: Analog Devices Inc
文件页数: 19/40页
文件大小: 0K
描述: IC ADC 10BIT DUAL 65MSPS 64LFCSP
标准包装: 750
位数: 10
采样率(每秒): 65M
数据接口: 并联
转换器数目: 2
功率耗散(最大): 240mW
电压电源: 单电源
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-VFQFN 裸露焊盘,CSP
供应商设备封装: 64-LFCSP-VQ(9x9)
包装: 带卷 (TR)
输入数目和类型: 4 个单端,单极;2 个差分,单极
AD9216
Rev. A | Page 26 of 40
DUAL ADC LFCSP PCB
The PCB requires a low jitter clock source, analog sources,
and power supplies. The PCB interfaces directly with ADI’s
standard dual-channel data capture board (HSC-ADC-EVAL-
DC), which together with ADI’s ADC Analyzer software
allows for quick ADC evaluation.
POWER CONNECTOR
Power is supplied to the board via three detachable
4-lead power strips.
Table 10. Power Connector
Terminal
Comments
VCC1 3.0 V
Analog supply for ADC
Output supply for ADC
Buffer supply
VCLK 3.0 V
Supply for XOR Gates
+5 V
Optional op amp supply
5 V
Optional op amp supply
1VCC, VDD, and VDL are the minimum required power connections.
ANALOG INPUTS
The evaluation board accepts a 2 V p-p analog input signal
centered at ground at two SMB connectors, Input A and
Input B. These signals are terminated at their respective
primary side transformer. T1 and T2 are wideband RF
transformers that provide the single-ended-to-differential
conversion, allowing the ADC to be driven differentially,
minimizing even-order harmonics. The analog signals can
be low-pass filtered at the secondary transformer to reduce
high frequency aliasing.
OPTIONAL OPERATIONAL AMPLIFIER
The PCB has been designed to accommodate an optional
AD8139 op amp that can serve as a convenient solution
for dc-coupled applications. To use the AD8139 op amp,
remove C14, R4, R5, C13, R37, and R36, and place R22, R23,
R30, and R24.
CLOCK
The single-clock input is at J5; the input clock is buffered and
drives both channel input clocks from Pin 3 at U8 through R79,
R40, and R85. Jumper E11 to E19 allows for inverting the input
clock. U8 also provides CLKA and CLKB outputs, which are
buffered by U6 and U5, which drive the DRA and DRB signals
(these are the data-ready clocks going off card). DRA and DRB
can also be inverted at their respective jumpers.
Table 11. Jumpers
Terminal
Comments
OEB A
Output Enable for A Side
PWDN A
Power-Down A
MUX
Mux Input
SHARED REF
Shared Reference Input
DRA
Invert DRA
LATA
Invert A Latch Clock
ENC A
Invert Encode A
OEB B
Output Enable for B Side
PWDN B
Power-Down B
DFS
Data Format Select
SHARED REF
Shared Reference Input
DRB
Invert DRB
LATB
Invert B Latch Clock
ENC B
Invert Encode B
VOLTAGE REFERENCE
The ADC SENSE pin is brought out to E41, and the internal
reference mode is selected by placing a jumper from E41 to
ground (E27). External reference mode is selected by placing a
jumper from E41 to E25 and E30 to E2. R56 and R45 allow for
programmable reference mode selection.
DATA OUTPUTS
The ADC outputs are buffered on the PCB at U2, U4. The ADC
outputs have the recommended series resistors in line to limit
switching transient effects on ADC performance.
相关PDF资料
PDF描述
VE-B2L-MW-F2 CONVERTER MOD DC/DC 28V 100W
VE-23P-IW-S CONVERTER MOD DC/DC 13.8V 100W
VI-264-MY CONVERTER MOD DC/DC 48V 50W
VE-B2L-MW-F1 CONVERTER MOD DC/DC 28V 100W
VE-23P-CU-F4 CONVERTER MOD DC/DC 13.8V 200W
相关代理商/技术参数
参数描述
AD9216BCPZRL7-80 功能描述:IC ADC 10BIT DUAL 80MSPS 64LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率(每秒):300k 数据接口:并联 转换器数目:1 功率耗散(最大):75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端,单极;1 个单端,双极
AD9218 制造商:AD 制造商全称:Analog Devices 功能描述:10-Bit, 40/65/80/105 MSPS 3 V Dual A/D Converter
AD9218_06 制造商:AD 制造商全称:Analog Devices 功能描述:10-Bit, 40/65/80/105 MSPS 3 V Dual Analog-to-Digital Converter
AD9218-105PCB 制造商:Analog Devices 功能描述:DUAL 10 BIT 105/80/65 MSPS ADC EVAL BD. - Bulk
AD9218-65PCB 制造商:AD 制造商全称:Analog Devices 功能描述:10-Bit, 40/65/80/105 MSPS 3 V Dual A/D Converter