- 您现在的位置：买卖IC网 > PDF目录10139 > AD9244BSTZRL-40 (Analog Devices Inc)IC ADC 14BIT SGL 40MSPS 48LQFP PDF资料下载
参数资料
| 型号： | AD9244BSTZRL-40 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 15/36页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT SGL 40MSPS 48LQFP |
| 标准包装： | 2,000 |
| 位数： | 14 |
| 采样率（每秒）： | 40M |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 300mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-LQFP（7x7） |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 2 个单端，单极；1 个差分，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
AD9244
Rev. C | Page 22 of 36
Out of Range (OTR)
An out-of-range condition exists when the analog input voltage
is beyond the input range of the ADC. OTR is a digital output
that is updated along with the data output corresponding to the
particular sampled input voltage. Thus, OTR has the same pipe-
line latency as the digital data. OTR is low when the analog
input voltage is within the analog input range and high when
the analog input voltage exceeds the input range, as shown in
Figure 52. OTR remains high until the analog input returns to
within the input range and another conversion is completed.
By logically AND’ing OTR with the MSB and its complement,
overrange high or underrange low conditions can be detected.
Table 11 is a truth table for the overrange/underrange circuit in
Figure 53, which uses NAND gates. Systems requiring
programmable gain conditioning of the AD9244 can after eight
clock cycles detect an OTR condition, thus eliminating gain
selection iterations. In addition, OTR can be used for digital
offset and gain calibration.
1
0
1
OTR DATA OUTPUTS
OTR
+FS – 1 LSB
+FS – 1/2 LSB
+FS
–FS
–FS + 1/2 LSB
–FS – 1/2 LSB
1111
1110
0000
0001
0000
02404-052
Figure 52. OTR Relation to Input Voltage and Output Data
Table 11. Output Data Format
OTR
MSB
Analog Input Is
0
Within range
0
1
Within range
1
0
Underrange
1
Overrange
MSB
OTR
MSB
OVER = 1
UNDER = 1
02404-053
Figure 53. Overrange/Underrange Logic
Digital Output Enable Function (OEB)
The AD9244 has three-state ability. If the OEB pin is low, the
output data drivers are enabled. If the OEB pin is high, the out-
put data drivers are placed in a high impedance state. The
three-state ability is not intended for rapid access to the data
bus. Note that OEB is referenced to the digital supplies
(DRVDD) and should not exceed that supply voltage.
Clock Overview
The AD9244 has a flexible clock interface that accepts either a
single-ended or differential clock. An internal bias voltage
facilitates ac coupling using two external capacitors. To remain
backward compatible with the single-pin clock scheme of the
AD9226, the AD9244 can be operated with a dc-coupled,
single-pin clock by grounding the CLK pin and driving CLK+.
When the CLK pin is not grounded, the CLK+ and CLK– pins
function as a differential clock receiver. When CLK+ is greater
than CLK–, the SHA is in hold mode; when CLK+ is less than
CLK–, the SHA is in track mode (see Figure 54 for timing). The
rising edge of the clock (CLK+ – CLK–) switches the SHA from
track to hold, and timing jitter on this transition should be mini-
mized, especially for high frequency analog inputs.
CLK–
CLK+
CLK–
CLK+
SHA IN
HOLD
SHA IN
TRACK
02404-054
Figure 54. SHA Timing
It is often difficult to maintain a 50% duty cycle to the ADC,
especially when driving the clock with a single-ended or sine
wave input. To ease the constraint of providing an accurate 50%
clock, the ADC has an optional internal duty cycle stabilizer
(DCS) that allows the rising clock edge to pass through with
minimal jitter, and interpolates the falling edge, independent of
the input clock falling edge. The DCS is described in greater
detail in the Clock Stabilizer (DCS) section.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT7201LA12J | IC MEM FIFO 512X9 12NS 32-PLCC |
| MS3126E14-5P | CONN PLUG 5POS STRAIGHT W/PINS |
| AD7665ACPZRL | IC ADC 16BIT CMOS 5V 48LFCSP |
| LTC2858CMS-2#PBF | IC TXRX RS485/RS422 10-MSOP |
| VE-2T1-MY | CONVERTER MOD DC/DC 12V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9244BSTZRL-401 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 40 MSPS/65 MSPS A/D Converter |
| AD9244BSTZRL-65 | 功能描述:IC ADC 14BIT SGL 65MSPS 48LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD9244BSTZRL-651 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 40 MSPS/65 MSPS A/D Converter |
| AD9244-EVAL | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 40/65 MSPS Monolithic A/D Converter |
| AD9245 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 80 MSPS, 3 V A/D Converter |
发布紧急采购，3分钟左右您将得到回复。