- 您现在的位置：买卖IC网 > PDF目录1986 > AD9430BSVZ-170 (Analog Devices Inc)IC ADC 12BIT 170MSPS 3.3V100TQFP PDF资料下载
参数资料
| 型号： | AD9430BSVZ-170 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 16/44页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 170MSPS 3.3V100TQFP |
| 标准包装： | 1 |
| 位数： | 12 |
| 采样率（每秒）： | 170M |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 1.43mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-TQFP 裸露焊盘 |
| 供应商设备封装： | 100-TQFP-EP（14x14） |
| 包装： | 托盘 |
| 输入数目和类型： | 1 个差分，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
AD9430
Rev. E | Page 23 of 44
TERMINOLOGY
Analog Bandwidth
The analog input frequency at which the spectral power of the
fundamental frequency (as determined by the FFT analysis) is
reduced by 3 dB.
Aperture Delay
The delay between the 50% point of the rising edge of the
ENCODE command and the instant at which the analog input
is sampled.
Aperture Uncertainty (Jitter)
The sample-to-sample variation in aperture delay.
Crosstalk
Coupling onto one channel being driven by a low level
(–40 dBFS) signal when the adjacent interfering channel is
driven by a full-scale signal.
Differential Analog Input Resistance, Differential Analog
Input Capacitance, and Differential Analog Input Impedance
The real and complex impedances measured at each analog
input port. The resistance is measured statically and the
capacitance and differential input impedances are measured
with a network analyzer.
Differential Analog Input Voltage Range
The peak-to-peak differential voltage that must be applied to
the converter to generate a full-scale response. Peak differential
voltage is computed by observing the voltage on a single pin
and subtracting the voltage from the other pin, which is
180° out of phase. Peak-to-peak differential is computed by
rotating the input phase 180° and again taking the peak
measurement. The difference is then computed between both
peak measurements.
Differential Nonlinearity
The deviation of any code width from an ideal 1 LSB step.
Effective Number of Bits (ENOB)
Calculated from the measured SNR based on the equation
6.02
dB
1.76
=
MEASURED
SNR
ENOB
ENCODE Pulse Width/Duty Cycle
Pulse width high is the minimum amount of time the ENCODE
pulse (clock pulse) should be left in a Logic 1 state to achieve
rated performance; pulse width low is the minimum time the
ENCODE pulse should be left in a low state. See the timing
a given clock rate, these specifications define an acceptable
ENCODE duty cycle.
Full-Scale Input Power
Expressed in dBm. Computed using the following equation:
=
001
.
0
log
10
2
INPUT
rms
SCALE
FULL
SCALE
FULL
Z
V
Power
Gain Error
The difference between the measured and ideal full-scale input
voltage range of the ADC.
Harmonic Distortion, Second
The ratio of the rms signal amplitude to the rms value of the
second harmonic component, reported in dBc.
Harmonic Distortion, Third
The ratio of the rms signal amplitude to the rms value of the
third harmonic component, reported in dBc.
Integral Nonlinearity
The deviation of the transfer function from a reference line
measured in fractions of 1 LSB using a best straight line
determined by a least square curve fit.
Minimum Conversion Rate
The ENCODE rate at which the SNR of the lowest analog
signal frequency drops by no more than 3 dB below the
guaranteed limit.
Maximum Conversion Rate
The ENCODE rate at which parametric testing is performed.
Output Propagation Delay
The delay between a differential crossing of CLK+ and CLK– and
the time when all output data bits are within valid logic levels.
Noise (for Any Range Within the ADC)
Calculated as follows:
×
=
10
001
.
0
dBFS
dBc
dBM
NOISE
Signal
SNR
FS
Z
V
where:
Z is the input impedance.
FS is the full scale of the device for the frequency in question.
SNR is the value of the particular input level.
Signal is the signal level within the ADC, reported in dB below
full scale. This value includes input levels both thermal and
quantization noise.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9432BSVZ-80 | IC ADC 12BIT 80MSPS 52TQFP |
| AD9433BSVZ-125 | IC ADC 12BIT 125MSPS 52-TQFP |
| AD9444BSVZ-80 | IC ADC 14BIT 80MSPS 100TQFP |
| AD9445BSVZ-125 | IC ADC 14BIT 125MSPS 100-TQFP |
| AD9480BSUZ-250 | IC ADC 8BIT 250MSPS 3.3V 44TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9430BSVZ-170 | 制造商:Analog Devices 功能描述:A/D Converter (A-D) IC |
| AD9430BSVZ-210 | 制造商:Analog Devices 功能描述:ADC Single Pipelined 210Msps 12-bit Parallel 100-Pin TQFP EP 制造商:Analog Devices 功能描述:ADC SGL PIPELINED 210MSPS 12-BIT PARALLEL 100TQFP EP - Trays 制造商:Analog Devices 功能描述:ADC Single Pipelined 210MSPS 12-Bit Parallel 100-Pin TQFP EP Tray 制造商:Analog Devices 功能描述:IC ADC 12BIT 210MSPS TQFP-100 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC 12Bit 210 Msps ADC 制造商:Analog Devices 功能描述:IC, ADC, 12BIT, 210MSPS, TQFP-100; Resolution (Bits):12bit; Sampling Rate:210MSPS; Supply Voltage Type:Single; Supply Voltage Min:3.2V; Supply Voltage Max:3.6V; Supply Current:390mA; Digital IC Case Style:TQFP; No. of Pins:100 ;RoHS Compliant: Yes 制造商:Analog Devices 功能描述:CONVERTER - ADC 制造商:Analog Devices 功能描述:ADC,AD9430B 12bit 210MSPS TQFP |
| AD9430-CMOSPCB | 制造商:AD 制造商全称:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit |
| AD9430-LVDS/PCB | 制造商:Analog Devices 功能描述:12BIT 210 MSPS ADC EVALUATION BOARD - Bulk |
| AD9430-LVDS/PCBZ | 制造商:Analog Devices 功能描述:12BIT 210 MSPS ADC EVALUATION BOARD - Bulk |
发布紧急采购，3分钟左右您将得到回复。