收藏本站
参数资料
型号： AD9522-1/PCBZ
厂商： Analog Devices Inc
文件页数： 12/84页
文件大小： 0K
描述： BOARD EVAL FOR AD9522-1 CLK GEN
设计资源： AD9522 Eval Board Schematic
AD9522 BOM
标准包装： 1
主要目的： 计时，时钟发生器
嵌入式： 否
已用 IC / 零件： AD9522-1
主要属性： 12 LVDS/24 CMOS 输出，2.4 GHz VCO
次要属性： I²C & SPI 接口
已供物品： 板
AD9522-1
Rev. 0 | Page 2 of 84
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications....................................................................................... 1
General Description ......................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 3
Specifications..................................................................................... 4
Power Supply Requirements ....................................................... 4
PLL Characteristics ...................................................................... 4
Clock Inputs .................................................................................. 7
Clock Outputs ............................................................................... 7
Timing Characteristics ................................................................ 8
Timing Diagrams ..................................................................... 8
Clock Output Additive Phase Noise (Distribution Only;
VCO Divider Not Used) .............................................................. 9
Clock Output Absolute Phase Noise (Internal VCO Used).. 10
Clock Output Absolute Time Jitter (Clock Generation
Using Internal VCO).................................................................. 10
Clock Output Absolute Time Jitter (Clock Cleanup
Using Internal VCO).................................................................. 10
Clock Output Absolute Time Jitter (Clock Generation
Using External VCXO) .............................................................. 11
Clock Output Additive Time Jitter (VCO
Divider Not Used) ...................................................................... 11
Clock Output Additive Time Jitter (VCO Divider Used) ..... 12
Serial Control Port—SPI Mode ................................................ 12
Serial Control Port—I2C Mode ................................................ 13
PD, SYNC, and RESET Pins ..................................................... 14
Serial Port Setup Pins: SP1, SP0 ............................................... 14
LD, STATUS, and REFMON Pins............................................ 14
Power Dissipation....................................................................... 15
Absolute Maximum Ratings.......................................................... 16
Thermal Resistance .................................................................... 16
ESD Caution................................................................................ 16
Pin Configuration and Function Descriptions........................... 17
Typical Performance Characteristics ........................................... 20
Terminology .................................................................................... 25
Detailed Block Diagram ................................................................ 26
Theory of Operation ...................................................................... 27
Operational Configurations...................................................... 27
Mode 0: Internal VCO and Clock Distribution ................. 27
Mode 1: Clock Distribution or
External VCO < 1600 MHz .................................................. 29
Mode 2: High Frequency Clock Distribution—
CLK or External VCO > 1600 MHz .................................... 31
Phase-Locked Loop (PLL) .................................................... 33
Configuration of the PLL ...................................................... 33
Phase Frequency Detector (PFD) ........................................ 33
Charge Pump (CP)................................................................. 34
On-Chip VCO ........................................................................ 34
PLL External Loop Filter....................................................... 34
PLL Reference Inputs............................................................. 34
Reference Switchover............................................................. 35
Reference Divider R............................................................... 35
VCO/VCXO Feedback Divider N: P, A, B, R ..................... 35
Digital Lock Detect (DLD) ................................................... 37
Analog Lock Detect (ALD)................................................... 37
Current Source Digital Lock Detect (CSDLD) .................. 37
External VCXO/VCO Clock Input (CLK/CLK) ................ 38
Holdover.................................................................................. 38
External/Manual Holdover Mode........................................ 38
Automatic/Internal Holdover Mode.................................... 38
Frequency Status Monitors ................................................... 40
VCO Calibration .................................................................... 41
Zero Delay Operation................................................................ 42
Internal Zero Delay Mode..................................................... 42
External Zero Delay Mode.................................................... 42
Clock Distribution ..................................................................... 43
Operation Modes ................................................................... 43
Clock Frequency Division..................................................... 44
VCO Divider........................................................................... 44
Channel Dividers ................................................................... 44
Synchronizing the Outputs—SYNC Function ................... 46
LVDS Output Drivers ............................................................ 47
CMOS Output Drivers .......................................................... 48
相关PDF资料
PDF描述
VE-J4H-EZ-S CONVERTER MOD DC/DC 52V 25W
ADCLK914/PCBZ BOARD EVAL FOR ADCLK914
VE-J4F-EZ-S CONVERTER MOD DC/DC 72V 25W
ILC0402ER8N2K INDUCTOR CER 8.2NH 0402
AD9520-3/PCBZ BOARD EVAL AD9520-3
相关代理商/技术参数
参数描述
AD9522-2 制造商:AD 制造商全称:Analog Devices 功能描述:12 LVDS/24 CMOS Output Clock Generator with Integrated 2.2 GHz VCO
AD9522-2/PCBZ 功能描述:BOARD EVAL FOR AD9522-2 CLK GEN RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081
AD9522-2BCPZ 功能描述:IC CLOCK GEN 2.2GHZ VCO 64LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7） 包装:带卷 (TR)
AD9522-2BCPZ-REEL7 功能描述:IC CLOCK GEN 2.2GHZ VCO 64LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7） 包装:带卷 (TR)
AD9522-3 制造商:AD 制造商全称:Analog Devices 功能描述:12 LVDS/24 CMOS Output Clock Generator with Integrated 2 GHz VCO
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*