- 您现在的位置：买卖IC网 > PDF目录10511 > AD9633BCPZ-125 (Analog Devices Inc)IC ADC 12BIT SRL 125MSPS 48LFCSP PDF资料下载
参数资料
| 型号： | AD9633BCPZ-125 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 15/40页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT SRL 125MSPS 48LFCSP |
| 标准包装： | 1 |
| 位数： | 12 |
| 采样率（每秒）： | 125M |
| 数据接口： | LVDS，串行，SPI? |
| 转换器数目： | 4 |
| 功率耗散（最大）： | 526mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-WFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 48-LFCSP-WQ（7x7） |
| 包装： | 托盘 |
| 输入数目和类型： | 4 个差分，双极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD9633
Data Sheet
Rev. 0 | Page 22 of 40
THEORY OF OPERATION
The AD9633 is a multistage, pipelined ADC. Each stage provides
sufficient overlap to correct for flash errors in the preceding stage.
The quantized outputs from each stage are combined into a final
12-bit result in the digital correction logic. The pipelined architec-
ture permits the first stage to operate with a new input sample
while the remaining stages operate with preceding samples.
Sampling occurs on the rising edge of the clock.
Each stage of the pipeline, excluding the last, consists of a low
resolution flash ADC connected to a switched-capacitor DAC
and an interstage residue amplifier (for example, a multiplying
digital-to-analog converter (MDAC)). The residue amplifier
magnifies the difference between the reconstructed DAC output
and the flash input for the next stage in the pipeline. One bit of
redundancy is used in each stage to facilitate digital correction
of flash errors. The last stage simply consists of a flash ADC.
The output staging block aligns the data, corrects errors, and
passes the data to the output buffers. The data is then serialized
and aligned to the frame and data clocks.
ANALOG INPUT CONSIDERATIONS
The analog input to the AD9633 is a differential switched-
capacitor circuit designed for processing differential input
signals. This circuit can support a wide common-mode range
while maintaining excellent performance. By using an input
common-mode voltage of midsupply, users can minimize
signal-dependent errors and achieve optimum performance.
SS
H
CPAR
CSAMPLE
CPAR
VIN–x
H
SS
H
VIN+x
H
10
07
3-
0
51
Figure 54. Switched-Capacitor Input Circuit
The clock signal alternately switches the input circuit between
sample mode and hold mode (see Figure 54). When the input
circuit is switched to sample mode, the signal source must be
capable of charging the sample capacitors and settling within
one-half of a clock cycle. A small resistor in series with each
input can help reduce the peak transient current injected from
the output stage of the driving source. In addition, low Q inductors
or ferrite beads can be placed on each leg of the input to reduce
high differential capacitance at the analog inputs and therefore
achieve the maximum bandwidth of the ADC. Such use of low
Q inductors or ferrite beads is required when driving the converter
front end at high IF frequencies. Either a differential capacitor or
two single-ended capacitors can be placed on the inputs to provide
a matching passive network. This ultimately creates a low-pass
filter at the input to limit unwanted broadband noise. See the
AN-742 Application Note, the AN-827 Application Note, and the
Analog Dialogue article “Transformer-Coupled Front-End for
Wideband A/D Converters” (Volume 39, April 2005) for more
information. In general, the precise values depend on the
application.
Input Common Mode
The analog inputs of the AD9633 are not internally dc-biased.
Therefore, in ac-coupled applications, the user must provide
this bias externally. Setting the device so that VCM = AVDD/2 is
recommended for optimum performance, but the device can
function over a wider range with reasonable performance, as
shown in Figure 55.
An on-chip, common-mode voltage reference is included in the
design and is available from the VCM pin. The VCM pin must
be decoupled to ground by a 0.1 μF capacitor, as described in
the Applications Information section.
Maximum SNR performance is achieved by setting the ADC to
the largest span in a differential configuration. In the case of the
AD9633, the largest input span available is 2 V p-p.
100
60
0.5
S
NR/
S
F
DR
(
d
BF
S
/d
Bc
)
VCM (V)
100
73-
0
52
65
70
75
80
85
90
95
0.6
0.8
0.9
0.7
1.0
1.1
1.2
1.3
SNRFS
SFDR
Figure 55. SNR/SFDR vs. Common-Mode Voltage, fIN = 9.7 MHz, fSAMPLE = 125 MSPS
相关PDF资料 |
PDF描述 |
|---|---|
| PT06A-16-8S | CONN PLUG 8 POS STRAIGHT W/SCKT |
| MS3102R24-10PZ | CONN RCPT 7POS BOX MNT W/PINS |
| LTC2254IUH#PBF | IC ADC 14-BIT 105MSPS 3V 32-QFN |
| MAX487ECSA+ | IC TXRX RS485/RS422 8-SOIC |
| MAX3314EUA+ | IC TXRX RS232 460KBPS 8-UMAX |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9633BCPZ-80 | 功能描述:IC ADC 12BIT SRL 80MSPS 48LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD9633BCPZRL7-105 | 功能描述:IC ADC 12BIT SRL 105MSPS 48LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD9633BCPZRL7-125 | 功能描述:模数转换器 - ADC 12 bit 125msps low pwr quad ADC RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体: |
| AD9633BCPZRL7-80 | 功能描述:IC ADC 12BIT SRL 80MSPS 48LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD9634 | 制造商:AD 制造商全称:Analog Devices 功能描述:12-Bit, 170 MSPS/210 MSPS/250 MSPS |
发布紧急采购，3分钟左右您将得到回复。