参数资料
型号: AD9714-DPG2-EBZ
厂商: Analog Devices Inc
文件页数: 27/80页
文件大小: 0K
描述: ADC 8BIT DUAL 40LFCSP
标准包装: 1
系列: TxDAC®
DAC 的数量: 2
位数: 8
采样率(每秒): 125M
数据接口: 串行
DAC 型: 电流
工作温度: -40°C ~ 85°C
已供物品:
已用 IC / 零件: AD9714
AD9714/AD9715/AD9716/AD9717
Rev. A | Page 33 of 80
SERIAL PERIPHERAL INTERFACE (SPI)
The serial port of the AD9714/AD9715/AD9716/AD9717 is a
flexible, synchronous serial communications port that allows easy
interfacing to many industry-standard microcontrollers and
microprocessors. The serial I/O is compatible with most synchron-
ous transfer formats, including both the Motorola SPI and Intel
SSR protocols. The interface allows read/write access to all registers
that configure the AD9714/AD9715/AD9716/AD9717. Single or
multiple byte transfers are supported, as well as MSB first or
LSB first transfer formats. The serial interface port of the AD9714/
AD9715/AD9716/AD9717 is configured as a single I/O pin on
the SDIO pin.
GENERAL OPERATION OF THE SERIAL INTERFACE
There are two phases to a communications cycle on the AD9714/
AD9715/AD9716/AD9717. Phase 1 is the instruction cycle, which
is the writing of an instruction byte into the AD9714/AD9715/
AD9716/AD9717, coinciding with the first eight SCLK rising
edges. In Phase 2, the instruction byte provides the serial port
controller of the AD9714/AD9715/AD9716/AD9717 with infor-
mation regarding the data transfer cycle. The Phase 1 instruction
byte defines whether the upcoming data transfer is a read or write,
the number of bytes in the data transfer, and the starting register
address for the first byte of the data transfer. The first eight SCLK
rising edges of each communication cycle are used to write the
instruction byte into the AD9714/AD9715/AD9716/AD9717.
A Logic 1 on Pin 35 (RESET/PINMD), followed by a Logic 0,
resets the SPI port timing to the initial state of the instruction
cycle. This is true regardless of the present state of the internal
registers or the other signal levels present at the inputs to the
SPI port. If the SPI port is in the midst of an instruction cycle
or a data transfer cycle, none of the present data is written.
The remaining SCLK edges are for Phase 2 of the communication
cycle. Phase 2 is the actual data transfer between the AD9714/
AD9715/AD9716/AD9717 and the system controller. Phase 2 of
the communication cycle is a transfer of one, two, three, or four
data bytes, as determined by the instruction byte. Using one multi-
byte transfer is the preferred method. Single-byte data transfers
are useful to reduce CPU overhead when register access requires
one byte only. Registers change immediately upon writing to the
last bit of each transfer byte.
INSTRUCTION BYTE
The instruction byte contains the information shown in Table 11.
Table 11.
MSB
LSB
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
R/W
N1
N0
A4
A3
A2
A1
A0
R/W (Bit 7 of the instruction byte) determines whether a read or a
write data transfer occurs after the instruction byte write. Logic 1
indicates a read operation. Logic 0 indicates a write operation.
N1 and N0 (Bit 6 and Bit 5 of the instruction byte) determine the
number of bytes to be transferred during the data transfer cycle.
The bit decodes are shown in Table 12.
Table 12. Byte Transfer Count
N1
N0
Description
0
Transfer 1 byte
0
1
Transfer 2 bytes
1
0
Transfer 3 bytes
1
Transfer 4 bytes
A4, A3, A2, A1, and A0 (Bit 4, Bit 3, Bit 2, Bit 1, and Bit 0 of the
instruction byte) determine which register is accessed during the
data transfer portion of the communications cycle. For multi-
byte transfers, this address is the starting byte address. The
following register addresses are generated internally by the
AD9714/AD9715/AD9716/AD9717, based on the LSBFIRST bit
(Register 0x00, Bit 6).
SERIAL INTERFACE PORT PIN DESCRIPTIONS
SCLK—Serial Clock
The serial clock pin is used to synchronize data to and from the
AD9714/AD9715/AD9716/AD9717 and to run the internal state
machines. The SCLK maximum frequency is 20 MHz. All data
input to the AD9714/AD9715/AD9716/AD9717 is registered on
the rising edge of SCLK. All data is driven out of the AD9714/
AD9715/AD9716/AD9717 on the falling edge of SCLK.
CS—Chip Select
An active low input starts and gates a communications cycle.
It allows more than one device to be used on the same serial
communications lines. The SDIO/FORMAT pin reaches a
high impedance state when this input is high. Chip select
should stay low during the entire communications cycle.
SDIO—Serial Data I/O
The SDIO pin is used as a bidirectional data line to transmit
and receive data.
相关PDF资料
PDF描述
EBA15DCBT CONN EDGECARD 30POS R/A .125 SLD
EEM28DTKD CONN EDGECARD 56POS DIP .156 SLD
EBA24DCBN CONN EDGECARD 48POS R/A .125 SLD
EBM11DSEF CONN EDGECARD 22POS .156 EYELET
UBC1H681MNS1MS CAP ALUM 680UF 50V 20% SMD
相关代理商/技术参数
参数描述
AD9714-EBZ 制造商:Analog Devices 功能描述:DUAL 8 BIT LOW POWER CONVERTER - Boxed Product (Development Kits)
AD9715 制造商:AD 制造商全称:Analog Devices 功能描述:Dual, 8-/10-/12-/14-Bit Low Power Digital-to-Analog Converters
AD9715BCPZ 功能描述:IC DAC DUAL 10BIT LO PWR 40LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:TxDAC® 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散(最大):100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC(J 形引线) 供应商设备封装:28-PLCC(11.51x11.51) 包装:带卷 (TR) 输出数目和类型:1 电压,单极;1 电压,双极 采样率(每秒):143k
AD9715BCPZRL7 功能描述:IC DAC DUAL 10BIT LO PWR 40LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:TxDAC® 标准包装:47 系列:- 设置时间:2µs 位数:14 数据接口:并联 转换器数目:1 电压电源:单电源 功率耗散(最大):55µW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:管件 输出数目和类型:1 电流,单极;1 电流,双极 采样率(每秒):*
AD9715-DPG2-EBZ 功能描述:ADC 12BIT DUAL 40LFCSP RoHS:是 类别:编程器,开发系统 >> 评估板 - 数模转换器 (DAC) 系列:TxDAC® 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率(每秒):- 数据接口:串行,SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581