- 您现在的位置：买卖IC网 > PDF目录8621 > AD9717BCPZRL7 (Analog Devices Inc)IC DAC DUAL 14BIT LO PWR 40LFCSP PDF资料下载
参数资料
| 型号： | AD9717BCPZRL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 40/80页 |
| 文件大小： | 0K |
| 描述： | IC DAC DUAL 14BIT LO PWR 40LFCSP |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 标准包装： | 750 |
| 系列： | TxDAC® |
| 位数： | 14 |
| 数据接口： | 串行 |
| 转换器数目： | 2 |
| 电压电源： | 模拟和数字 |
| 功率耗散（最大）： | 86mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 40-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 40-LFCSP-VQ（6x6） |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | 4 电流，单极 |
| 采样率（每秒）： | 125M |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页当前第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
AD9714/AD9715/AD9716/AD9717
Rev. A | Page 45 of 80
SELF-CALIBRATION
The AD9714/AD9715/AD9716/AD9717 have a self-calibration
feature that improves the DNL of the device. Performing a self-
calibration on the device improves device performance in low
frequency applications. The device performance in applications
where the analog output frequencies are above 5 MHz are generally
influenced more by dynamic device behavior than by DNL and,
in these cases, self-calibration is unlikely to provide much benefit.
The calibration clock frequency is equal to the DAC clock
divided by the division factor chosen by the DIVSEL value. Each
calibration clock cycle is between 32 and 2048 DAC input clock
cycles, depending on the value of DIVSEL[2:0] (Register 0x0E,
Bits[2:0]). The frequency of the calibration clock should be
between 0.5 MHz and 4 MHz for reliable calibrations. Best
results are obtained by setting DIVSEL[2:0] (Register 0x0E,
Bits[2:0]) to produce a calibration clock frequency between
these values. Separate self-calibration hardware is included
for each DAC. The DACs can be self-calibrated individually or
simultaneously.
To perform a device self-calibration, the following procedure
can be used:
1.
Write 0x00 to Register 0x12. This ensures that the
UNCALI and UNCALQ bits are reset.
2.
Set up a calibration clock between 0.5 MHz and 4 MHz
using DIVSEL[2:0], and then enable the calibration clock
by setting the CALCLK bit (Register 0x0E, Bit 3).
3.
Select the DAC(s) to self-calibrate by setting either Bit 4
(CALSELI) for the I DAC and/or Bit 5 (CALSELQ) for the
Q DAC in Register 0x0E. Note that each DAC contains
independent calibration hardware so that they can be
calibrated simultaneously.
4.
Start self-calibration by setting the CALEN bit (Register 0x12,
Bit 4). Wait approximately 300 calibration clock cycles.
5.
Check if the self-calibration has completed by reading
the CALSTATI bit (Bit 6) and CALSTATQ bit (Bit 7) in
Register 0x0F. Logic 1 indicates that the calibration has
completed.
6.
When the self-calibration has completed, write 0x00 to
Register 0x12.
7.
Disable the calibration clock by clearing the CALCLK bit
(Register 0x0E, Bit 3).
The AD9714/AD9715/AD9716/AD9717 allow reading and
writing of the calibration coefficients. There are 32 coefficients
in total. The read/write feature of the coefficients can be useful
for improving the results of the self-calibration routine by
averaging the results of several self-calibration cycles and
loading the averaged results back into the device.
To read the calibration coefficients, use the following steps:
1.
Select which DAC core to read by setting either Bit 4
(CALSELI) for the I DAC or Bit 5 (CALSELQ) for the
Q DAC in Register 0x0E. Write the address of the first
coefficient (0x01) to Register 0x10.
2.
Set the SMEMRD bit (Register 0x12, Bit 2) by writing 0x04
to Register 0x12.
3.
Read the 6-bit value of the first coefficient by reading the
contents of Register 0x11.
4.
Clear the SMEMRD bit by writing 0x00 to Register 0x12.
5.
Repeat Step 2 through Step 4 for each of the remaining 31
coefficients by incrementing the address by 1 for each read.
6.
Deselect the DAC core by clearing either Bit 4 (CALSELI)
for the I DAC or Bit 5 (CALSELQ) for the Q DAC in
Register 0x0E.
To write the calibration coefficients to the device, use the
following steps:
1.
Select which DAC core to write to by setting either Bit 4
(CALSELI) for the I DAC or Bit 5 (CALSELQ) for the Q
DAC in Register 0x0E.
2.
Set the SMEMWR bit (Register 0x12, Bit 3) by writing 0x08
to Register 0x12.
3.
Write the address of the first coefficient (0x01) to
Register 0x10.
4.
Write the value of the first coefficient to Register 0x11.
5.
Repeat Step 2 through Step 4 for each of the remaining 31
coefficients by incrementing the address by one for each
write.
6.
Clear the SMEMWR bit by writing 0x00 to Register 0x12.
7.
Deselect the DAC core by clearing either Bit 4 (CALSELI)
for the I DAC or Bit 5 (CALSELQ) for the Q DAC in
Register 0x0E.
相关PDF资料 |
PDF描述 |
|---|---|
| MAX9000EUA+ | IC OP AMP LP HI SPEED 8-UMAX |
| AD5065BRUZ-REEL7 | IC DAC DUAL 16BIT SPI 14TSSOP |
| LTC2753ACUK-16#PBF | IC DAC 16BIT DUAL 48-QFN |
| SY88315BLMG TR | IC AMP LIMIT CML TTL SIG 16ML |
| MAX9003ESA+ | IC OP AMP LP HI SPEED 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9717-DPG2-EBZ | 功能描述:ADC 14BIT DUAL 40LFCSP RoHS:是 类别:编程器，开发系统 >> 评估板 - 数模转换器 (DAC) 系列:TxDAC® 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率（每秒）:- 数据接口:串行，SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9717-EBZ | 制造商:Analog Devices 功能描述:DUAL 14B, LOW POWER D-A CONVERTER - Boxed Product (Development Kits) |
| AD9720BN | 制造商:Rochester Electronics LLC 功能描述:10BIT 400MSPS DAC IC IC - Bulk |
| AD9720BR | 制造商:Analog Devices 功能描述:PARALLEL, WORD INPUT LOADING, 0.0045 us SETTLING TIME, 10-BIT DAC, PDSO28 |
| AD9720TE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:10-Bit Digital-to-Analog Converter |
发布紧急采购，3分钟左右您将得到回复。