- 您现在的位置：买卖IC网 > PDF目录10656 > AD976AANZ (Analog Devices Inc)IC ADC 16BIT 200KSPS 28-DIP PDF资料下载
参数资料
| 型号： | AD976AANZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 13/16页 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT 200KSPS 28-DIP |
| 标准包装： | 13 |
| 位数： | 16 |
| 采样率（每秒）： | 200k |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 100mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 通孔 |
| 封装/外壳： | 28-DIP（0.600"，15.24mm） |
| 供应商设备封装： | 28-PDIP |
| 包装： | 管件 |
| 输入数目和类型： | 1 个单端，双极 |
| 产品目录页面： | 777 (CN2011-ZH PDF) |
| 配用： | EVAL-AD976CB-ND - BOARD EVAL FOR AD976 EVAL-AD976ACB-ND - BOARD EVAL FOR AD976A |
AD976/AD976A
–6–
REV. C
PIN FUNCTION DESCRIPTIONS
Pin No.
Mnemonic
Description
1VIN
Analog Input. Connect a 200
resistor between V
IN and the analog signal source. The full-scale
input range is
±10 V.
2
AGND1
Analog Ground. Used as the ground reference point for the REF pin.
3
REF
Reference Input/Output. The internal +2.5 V reference is available at this pin. Alternatively, an
external reference can be used to override the internal reference. In either case, connect a 2.2
F
tantalum capacitor between REF and AGND1.
4
CAP
Reference Buffer Output. Connect a 2.2
F tantalum capacitor between CAP and AGND2.
5
AGND2
Analog Ground.
6
D15 (MSB)
Data Bit 15. Most significant bit of conversion result. High impedance state when CS is HIGH or
when R/C is LOW.
7–13
D14–D8
Data Bits 14–8. High impedance state when CS is HIGH or when R/C is LOW.
14
DGND
Digital Ground.
15–21
D7–D1
Data Bits 7–1. High impedance state when CS is HIGH or when R/C is LOW.
22
D0 (LSB)
Data Bit 0. Least significant bit of conversion result. High impedance state when CS is HIGH or
when R/C is LOW.
23
BYTE
Byte Select. With BYTE LOW, data will be output as indicated above; Pin 6 (D15) is the MSB,
Pin 22 (D0) is the LSB. With BYTE HIGH, the top and bottom 8 bits of data will be switched;
D15–D8 are output on Pins 15–22 and D7–D0 are output on Pins 6–13.
24
R/C
Read/Convert Input. With CS LOW, a falling edge on R/C puts the internal sample/hold into the
hold state and starts a conversion; a rising edge enables the output data bits.
25
CS
Chip Select Input. Internally OR’d with R/C. With R/C LOW, a falling edge on CS will initiate a
conversion. With R/C HIGH, a falling edge on CS will enable the output data bits. When CS is
HIGH, the output data bits will be in the Hi-impedance state.
26
BUSY
Busy Output. Goes LOW when a conversion is started and remains LOW until the conversion is
completed and the data is latched into the output register. With CS tied LOW and R/C HIGH,
output data will be valid when BUSY rises. The rising edge of BUSY can be used to latch the out-
put data.
27
VANA
Analog Power Supply. Nominally +5 V.
28
VDIG
Digital Power Supply. Nominally +5 V.
DEFINITION OF SPECIFICATIONS
INTEGRAL NONLINEARITY ERROR (INL)
Linearity error refers to the deviation of each individual code
from a line drawn from “negative full scale” to “positive full
scale.” The point used as negative full scale occurs 1/2 LSB
before the first code transition. Positive full scale is defined as a
level 1 1/2 LSB beyond the last code transition. The deviation is
measured from the middle of each particular code to the true
straight line.
DIFFERENTIAL NONLINEARITY ERROR (DNL)
In an ideal ADC, code transitions are 1 LSB apart. Differential
nonlinearity is the maximum deviation from this ideal value. It
is often specified in terms of resolution for which no missing
codes are guaranteed.
FULL-SCALE ERROR
The last + transition (from 011. . .10 to 011. . .11) should
occur for an analog voltage 1 1/2 LSB below the nominal full
scale (9.9995422 V for a
±10 V range). The full-scale error is
the deviation of the actual level of the last transition from the
ideal level.
BIPOLAR ZERO ERROR
Bipolar zero error is the difference between the ideal midscale
input voltage (0 V) and the actual voltage producing the midscale
output code.
INPUT BANDWIDTH
The input bandwidth is that frequency at which the amplitude
of the reconstructed fundamental is reduced by 3 dB for a full-
scale input.
FULL-POWER BANDWIDTH
Full-power bandwidth is defined as the full-scale input fre-
quency at which signal to (Noise + Distortion) degrades to
60 dB, as 10 bits of accuracy.
APERTURE DELAY
Aperture delay is a measure of the Sample-and-Hold Amplifier
(SHA) performance and is measured from the rising edge of the
clock input to when the input signal is held for a conversion.
相关PDF资料 |
PDF描述 |
|---|---|
| MAX982CPA+ | IC COMPARATOR OD 8-DIP |
| AD7674ASTZ | IC ADC 18BIT 800KSPS 48-LQFP |
| AD7984BRMZ | IC ADC 18BIT 1.3MSPS SAR 10MSOP |
| MAX9040AEUK+T | IC COMPARATOR SNGL SOT23-5 |
| AD7671ASTZ | IC ADC 16BIT CMOS 1MSPS 48-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD976AANZ | 制造商:Analog Devices 功能描述:IC 16-BIT ADC |
| AD976AAR | 功能描述:IC ADC 16BIT 200KSPS 28-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD976AARS | 功能描述:IC ADC 16BIT 200KSPS 28-SSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD976AARSRL | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 16-bit Parallel 28-Pin SSOP T/R |
| AD976AARSZ | 功能描述:IC ADC 16BIT 200KSPS 28SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
发布紧急采购，3分钟左右您将得到回复。