参数资料
型号: AD9778BSVZ
厂商: Analog Devices Inc
文件页数: 39/56页
文件大小: 0K
描述: IC DAC 14BIT DUAL 1GSPS 100TQFP
产品培训模块: DAC Architectures
标准包装: 1
位数: 14
数据接口: 并联
转换器数目: 2
电压电源: 模拟和数字
功率耗散(最大): 300mW
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 100-TQFP 裸露焊盘
供应商设备封装: 100-TQFP-EP(14x14)
包装: 托盘
输出数目和类型: 4 电流,单极;4 电流,双极
采样率(每秒): 1G
AD9776/AD9778/AD9779
Rev. A | Page 44 of 56
Using Data Delay to Meet Timing Requirements
To meet strict timing requirements at input data rates of up to
250 MSPS, the AD977x has a fine timing feature. Fine timing
adjustments are made by programming values into the data
clock delay register (Register 0x04, Bits<7:4>). This register can
be used to add delay between the REFCLK in and the
DATACLK out. Figure 97 shows the default delay present when
DATACLK delay is disabled. The disable function bit is found
in Register 0x02, Bit 4. Figure 98 shows the delay present when
DATACLK delay is enabled and set to 0000. Figure 99 indicates
the delay when DATACLK delay is enabled and set to 1111.
Note that the setup and hold times specified for data to
DATACLK are defined for DATACLK delay disabled.
CH1 1.00V
Ω
TEK RUN: 5.00GS/s
SAMPLE
CH2 500mV
Ω
M2.00ns
CH1
420mV
Δ: 4.48nS
@: 40.28nS
2
1
05361-089
Figure 97. Delay from REFCLK to DATACLK with DATACLK Delay Disabled
CH1 1.00V
Ω
TEK RUN: 5.00GS/s
SAMPLE
CH2 500mV
Ω
M2.00ns
CH1
420mV
Δ: 4.76nS
@: 35.52nS
2
1
05361-090
Figure 98. Delay from REFCLK to DATACLK Out with DATACLK Delay = 0000
CH1 1.00V
Ω
TEK RUN: 5.00GS/s
SAMPLE
CH2 500mV
Ω
M2.00ns
CH1
420mV
Δ: 7.84nS
@: 32.44nS
2
1
05361-091
Figure 99. Delay from REFCLK to DATACLK Out with DATACLK Delay = 1111
The difference between the minimum delay shown in Figure 98
and the maximum delay shown in Figure 99 is the range
programmable using the DATACLK delay register. The delay
(in absolute time) when programming DATACLK delay
between 0000 and 1111 is a linear extrapolation between these
two figures. The typical delays per increment over temperature
are shown in Table 20.
Table 20. Data Delay Line Typical Delays Over Temperature
Delays
40°C
+25°C
+85°C
Unit
Delay Between Disabled and
Enabled
370
416
432
ps
Average Delay per Increment
171
183
197
ps
The frequency of DATACLK out depends on several program-
mable settings: interpolation, zero stuffing, and interleaved/
dual port mode, all of which have an effect on the REFCLK
frequency. The divisor function between REFCLK and
DATACLK is equal to the values shown in Table 21.
Table 21. REFCLK to DATACLK Divisor Ratio
Interpolation
Zero Stuffing
Input Mode
Divisor
1
Disabled
Dual port
1
2
Disabled
Dual port
2
4
Disabled
Dual port
4
8
Disabled
Dual port
8
1
Disabled
Interleaved
Invalid
2
Disabled
Interleaved
1
4
Disabled
Interleaved
2
8
Disabled
Interleaved
4
1
Enabled
Dual port
2
Enabled
Dual port
4
Enabled
Dual port
8
Enabled
Dual port
16
1
Enabled
Interleaved
1
2
Enabled
Interleaved
2
4
Enabled
Interleaved
4
8
Enabled
Interleaved
8
相关PDF资料
PDF描述
DAC8420ES-REEL IC DAC 12BIT QUAD SRL LP 16-SOIC
VE-B6W-MU-S CONVERTER MOD DC/DC 5.5V 200W
VE-B6V-MU-S CONVERTER MOD DC/DC 5.8V 200W
AD7834AN IC DAC 14BIT QUAD SRL 28-DIP
VE-B6M-MU-S CONVERTER MOD DC/DC 10V 200W
相关代理商/技术参数
参数描述
AD9778BSVZ1 制造商:AD 制造商全称:Analog Devices 功能描述:Dual 12-/14-/16-Bit, 1 GSPS, Digital-to-Analog Converters
AD9778BSVZRL 功能描述:IC DAC 14BIT DUAL 1GSPS 100TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散(最大):100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC(J 形引线) 供应商设备封装:28-PLCC(11.51x11.51) 包装:带卷 (TR) 输出数目和类型:1 电压,单极;1 电压,双极 采样率(每秒):143k
AD9778BSVZRL1 制造商:AD 制造商全称:Analog Devices 功能描述:Dual 12-/14-/16-Bit, 1 GSPS, Digital-to-Analog Converters
AD9778-EB 制造商:Analog Devices 功能描述:EVAL BOARD 14-BIT DUAL INTERPOLATION DAC - Bulk
AD9778-EBZ 制造商:Analog Devices 功能描述: