参数资料
| 型号： | AD9778BSVZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 21/56页 |
| 文件大小： | 0K |
| 描述： | IC DAC 14BIT DUAL 1GSPS 100TQFP |
| 产品培训模块： | DAC Architectures |
| 标准包装： | 1,000 |
| 位数： | 14 |
| 数据接口： | 并联 |
| 转换器数目： | 2 |
| 电压电源： | 模拟和数字 |
| 功率耗散（最大）： | 300mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-TQFP 裸露焊盘 |
| 供应商设备封装： | 100-TQFP-EP（14x14） |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | 4 电流，单极；4 电流，双极 |
| 采样率（每秒）： | 1G |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
AD9776/AD9778/AD9779
Rev. A | Page 28 of 56
Table 12. SPI Register Description
Address
Register Name
Reg. No.
Bits
Description
Function
Default
Comm Register
00
7
SDIO bidirectional
0: use SDIO pin as input data only
0
1: use SDIO as both input and output data
00
6
LSB/MSB first
0: first bit of serial data is MSB of data byte
0
1: first bit of serial data is LSB of data byte
00
5
Software reset
Bit must be written with a 1, then 0 to soft
reset SPI register map
0
00
4
Power-down mode
0: all circuitry is active
1: disable all digital and analog circuitry,
only SPI port is active
00
3
Auto power-down enable
Controls auto power-down mode, see the
Power-Down and Sleep Modes section
0
00
1
PLL lock (read only)
0: PLL is not locked
1: PLL is locked
0
Digital Control Register
01
7:6
Filter interpolation factor
00: 1× interpolation
00
01: 2× interpolation
10: 4× interpolation
11: 8× interpolation
01
5:2
Filter modulation mode
See Table 21 for filter modes
0000
01
0
Zero stuffing
0: zero stuffing off
0
1: zero stuffing on
02
7
Data format
0: signed binary
0
1: unsigned binary
02
6
Dual/interleaved data bus mode
0: both input data ports receive data
0
1: Data Port 1 only receives data
02
5
Real mode
0: enable Q path for signal processing
0
1: disable Q path data (internal Q channel
clocks disabled, I and Q modulators
disabled)
02
4
DATACLK delay enable
See the Using Data Delay to Meet Timing
Requirements section.
02
3
Inverse sinc enable
0: inverse sinc filter disabled
0
1: inverse sinc filter enabled
02
2
DATACLK invert
0: output DATACLK same phase as internal
capture clock
0
1: output DATACLK opposite phase as
internal capture clock
02
1
TxEnable invert
Inverts the function of TxEnable Pin 39, see
the Interleaved Data Mode section
0
02
0
Q first
0: first byte of data is always I data at
beginning of transmit
1: first byte of data is always Q data at
beginning of transmit
Sync Control Register
03
7:6
Data clock delay mode
00: manual
00
03
5:4
Extra data clock divide ratio
Data clock output divider (see Table 22 for
divider ratio)
00
03
3:0
Reserved
000
04
7:4
Data clock delay
Sets delay of REFCLK in to DATACLK out
0000
04
3:1
Output sync pulse divide
Sets frequency of SYNC_O pulses
000
04
0
Sync out delay
Sync output delay, Bit 4
05
7:4
Sync out delay
Sync output delay, Bits<3:0>
0
05
3:1
Input sync pulse frequency
Input sync pulse frequency divider, see the
AN-822 application note
000
05
0
Sync input delay
Sync input delay, Bit 4
0
相关PDF资料 |
PDF描述 |
|---|---|
| VE-2N2-IV | CONVERTER MOD DC/DC 15V 150W |
| VE-2N0-IV | CONVERTER MOD DC/DC 5V 150W |
| VE-B34-MU | CONVERTER MOD DC/DC 48V 200W |
| VI-23R-IV | CONVERTER MOD DC/DC 7.5V 150W |
| VI-23P-IV | CONVERTER MOD DC/DC 13.8V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9778BSVZRL1 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual 12-/14-/16-Bit, 1 GSPS, Digital-to-Analog Converters |
| AD9778-EB | 制造商:Analog Devices 功能描述:EVAL BOARD 14-BIT DUAL INTERPOLATION DAC - Bulk |
| AD9778-EBZ | 制造商:Analog Devices 功能描述: |
| AD9779 | 制造商:AD 制造商全称:Analog Devices 功能描述:400 MHz to 6 GHz Broadband Quadrature Modulator |
| AD9779A | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual, 12-/14-/16-Bit,1 GSPS Digital-to-Analog Converters |
发布紧急采购，3分钟左右您将得到回复。