AD977ABNZ (Analog) PDF资料下载 Datasheet(11/24 页)

您好，
买卖IC网欢迎您。
请登录
免费注册

您现在的位置：买卖IC网 > PDF目录1988 > AD977ABNZ (Analog Devices Inc)IC ADC 16BIT 200KSPS 20DIP PDF资料下载

参数资料

型号：	AD977ABNZ
厂商：	Analog Devices Inc
文件页数：	11/24页
文件大小：	0K
描述：	IC ADC 16BIT 200KSPS 20DIP
产品变化通告：	Product Discontinuance 27/Oct/2011
标准包装：	1
位数：	16
采样率（每秒）：	200k
数据接口：	串行，SPI?
转换器数目：	1
功率耗散（最大）：	100mW
电压电源：	模拟和数字
工作温度：	-40°C ~ 85°C
安装类型：	通孔
封装/外壳：	20-DIP（0.300"，7.62mm）
供应商设备封装：	20-PDIP
包装：	管件
输入数目和类型：	3 个单端，单极；3 个单端，双极
配用：	EVAL-AD977CB-ND - BOARD EVAL FOR AD977 EVAL-AD977ACB-ND - BOARD EVAL FOR AD977A

第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页

AD977/AD977A

–19–

REV. D

OFFSET AND GAIN ADJUSTMENT

The AD977/AD977A is factory trimmed to minimize gain,

offset and linearity errors. In some applications, where the ana-

log input signal is required to meet the full dynamic range of the

ADC, the gain and offset errors need to be externally trimmed

to zero. Figures 12 and 13 show the required trim circuitry to

correct for these offset and gain errors.

Where adjustment is required, offset error must be corrected

before gain error. To achieve this in the bipolar input configura-

tion, trim the offset potentiometer with the input voltage set to

1/2 LSB below ground. Then adjust the potentiometer until the

major carry transition is located between 1111 1111 1111 1111

and 0000 0000 0000 0000. To adjust the gain error, an analog

signal should be input at either the first code transition (ADC

negative full scale) or the last code transition (ADC positive full

scale). Thus, to adjust for full-scale error, an input voltage of

FS/2 – 3/2 LSBs can be applied to VIN, and the gain potentiom-

eter should be adjusted until the output code flickers between

the last positive code transition 0111 1111 1111 1111 and 0111

1111 1111 1110. Should the first code transition need adjust-

ing, the trim procedure should consist of applying an analog

input signal of –FS/2 + 1/2 LSB to the VIN input and adjust-

ing the trim until the output code flickers between 1000 0000

0000 0000 and 1000 0000 0000 0001.

AC PERFORMANCE

The AD977/AD977A is fully specified and tested for dynamic

performance specifications. The ac parameters are required for

signal processing applications such as speech recognition and

spectrum analysis. These applications require information on

the ADC’s effect on the spectral content of the input signal.

Hence, the parameters for which the AD977/AD977A is specified

include S/(N+D), THD and Spurious Free Dynamic Range.

These terms are discussed in greater detail in the following

sections.

As a general rule, it is recommended that the results from sev-

eral conversions be averaged to reduce the effects of noise and

thus improve parameters such as S/(N+D) and THD. The ac

performance of the AD977/AD977A can be optimized by operat-

ing the ADC at its maximum sampling rate of 100 kHz/200 kHz

and digitally filtering the resulting bit stream to the desired signal

bandwidth. By distributing noise over a wider frequency range

the noise density in the frequency band of interest can be

reduced. For example, if the required input bandwidth is 50 kHz,

FREQUENCY – kHz

–10

100

–40

–70

–130

–20

–30

–60

–50

AMPLITUDE

–

–90

–120

–80

–110

–100

90 95

253545

7585

5280 POINT FFT

FSAMPLE = 200kHz

FIN = 20kHz, 0dB

SNRD = 86dB

THD = –101dB

Figure 17. FFT Plot

the AD977/AD977A could be oversampled by a factor of 2/4.

This would yield a 3/6 dB improvement in the effective SNR

performance.

DC PERFORMANCE

The factory calibration scheme used for the AD977/AD977A

compensates for bit weight errors that may exist in the capacitor

array. The mismatch in capacitor values is adjusted (using the

calibration coefficients) during a conversion resulting in excel-

lent dc linearity performance. Figures 18, 19, 20, 21, 22 and 23,

respectively, show typical INL, typical DNL, typical positive and

negative INL and DNL distribution plots for the AD977/AD977A

at 25

°C.

A histogram test is a statistical method for deriving an A/D

converter’s differential nonlinearity. A ramp input is sampled by

the ADC and a large number of conversions are taken at each

voltage level, averaged then stored. The effect of averaging is to

reduce the transition noise by 1/n. If 64 samples are averaged at

each point, the effect of transition noise is reduced by a factor of

8, i.e., a transition noise of 0.8 LSBs rms is reduced to

0.1 LSBs rms. Theoretically the codes, during a test of DNL,

would all be the same size and therefore have an equal number

of occurrences. A code with an average number of occurrences

would have a DNL of “0.” A code that is different from the

average would have a DNL that was either greater or less than

zero LSB. A DNL of –1 LSB indicates that there is a missing

code present at the 16-bit level and that the ADC exhibits 15-

bit performance.

OUTPUT CODE – K

066

1015

2025

3035

2.0

–2.0

–0.5

–1.0

–1.5

1.0

0.5

1.5

100%

LSB

Figure 18. INL Plot