- 您现在的位置：买卖IC网 > PDF目录17059 > AD9783-DPG2-EBZ (Analog Devices Inc)BOARD EVAL FOR AD9783 PDF资料下载
参数资料
| 型号： | AD9783-DPG2-EBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 19/32页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD9783 |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
AD9780/AD9781/AD9783
Data Sheet
Rev. B | Page 26 of 32
Building the Array
The following procedure is used to build the array:
1. Set the values of SMP, SET, and HLD to 0. Read and record
the value of the SEEK bit.
2. With SMP and SET set to 0, increment the HLD value until
the SEEK bit toggles, and then record the HLD value. This
measures the hold time as shown in Figure 57.
3. With SMP and HLD set to 0, increment the SET value until
the SEEK bit toggles, and then record the SET value. This
measures the setup time as shown in Figure 57.
4. Set the value of SET and HLD to 0. Increment the value of
SMP and record the value of the SEEK bit.
5. Increment HLD until the SEEK bit toggles, and then record
the HLD value. Set HLD to 0 and increment SET until the
SEEK bit toggles, and then record the SET value.
6. Repeat Step 4 and Step 5 until the procedure has been
completed for SMP values from 0 to 31.
Note that while building the table, a value for either SET or
HLD may not be found to make the SEEK bit toggle. In this
case, assume a value of 15.
Table 14. Timing Data Arrays
fDACCLK = 200 MHz
fDACCLK = 400 MHz
fDACCLK = 500 MHz
SMP
SEEK
SET
HLD
SEEK
SET
HLD
SEEK
SET
HLD
0
6
15
0
2
13
0
11
1
0
8
15
0
4
11
0
2
9
2
0
10
15
0
6
9
0
3
7
3
0
12
15
0
8
7
0
5
4
0
15
0
10
4
0
8
2
5
0
15
13
0
12
2
0
10
1
6
0
15
11
0
14
1
9
7
0
15
9
1
13
1
2
7
8
0
15
7
1
3
11
1
4
9
0
15
5
1
4
9
1
7
2
10
0
15
3
1
6
7
1
9
1
11
0
15
1
8
5
0
1
10
12
0
15
0
1
10
3
0
2
8
13
1
15
1
12
1
0
4
7
14
1
4
15
0
15
0
6
4
15
1
6
15
0
2
13
0
9
2
16
1
8
15
0
4
11
0
11
0
17
1
10
15
0
6
9
1
8
18
1
12
15
0
7
1
3
7
19
1
13
15
0
9
5
1
5
20
1
15
13
0
11
3
1
7
2
21
1
15
11
0
13
1
9
1
22
1
15
9
0
15
0
1
10
23
1
15
7
1
2
11
0
2
8
24
1
15
5
1
4
9
0
4
6
25
1
15
3
1
6
7
0
7
4
26
1
15
1
8
5
0
9
2
27
1
15
0
1
9
3
0
10
0
28
0
1
15
1
11
2
1
8
29
0
1
15
1
11
2
1
8
30
0
1
15
1
11
2
1
8
31
0
1
15
1
11
2
1
8
Table 14 shows example arrays taken at DAC sample rates of
200 MHz, 400 MHz, and 500 MHz. It should be noted that the
delay from the DCO input to the DCI output of the data source
has a profound effect on when the SEEK bit toggles over the
range of SMP values. Therefore, the tables generated in any
particular system do not necessarily match the example timing
data arrays in Table 14.
As may be seen in Table 14, at 500 MHz the device has only two
working SMP settings. There is no way to monitor timing
margin in real time, so the output must be interrupted to check
or correct timing errors. The device should therefore not be
clocked above 500 MHz in applications where 100% up time is a
requirement.
Determining the SMP Value
Once the timing data array has been built, the value of SMP can
be determined using the following procedure:
1. Look for the SMP value that corresponds to the 0-to-1
transition of the SEEK bit in the table. In the 500 MHz case
from Table 14, this occurs for an SMP value of 6.
2. Look for the SMP value that corresponds to the 1-to-0
transition of the SEEK bit in the table. In the 500 MHz case
from Table 14, this occurs for an SMP value of 11.
3. The same two values found in Step 1 and Step 2 indicate
the valid sampling window. In the 500 MHz case, this
occurs for an SMP value of 11.
4. The optimal SMP value in the valid sampling window is
where the following two conditions are true: SET < HLD
and |HLD SET| is the smallest value.
In the 500 MHz case, the optimal SMP value is 7.
After programming the calculated value of SMP (referred to as
SMPOPTIMAL), the configuration should be tested to verify that
there is sufficient timing margin. This can be accomplished by
ensuring that the SEEK bit reads back as a 1 for SMP values
equal to SMPOPTIMAL + 1 and SMPOPTIMAL 1. Also, it should be
noted that the sum of SET and HLD should be a minimum of 8.
If the sum is lower than this, you should check for excessive jitter
on the clock input line and check that the frequency of the clock
input does not exceed the data sheet maximum of 500 MHz (or
1000 Mbps).
As mentioned previously, low jitter and skew between the input
data bits and DCI are critical for reliable operation at the maxi-
mum input data rates. Figure 58 shows the eye diagram for the
input data signals that were used to collect the data in Table 14.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9707-DPG2-EBZ | BOARD EVAL FOR AD9707 |
| AD9704-DPG2-EBZ | BOARD EVAL FOR AD9704 |
| AD9741-DPG2-EBZ | IC DAC DUAL 8BIT 200MSPS 72LFCSP |
| 0210490186 | CABLE JUMPER 1.25MM .254M 12POS |
| AD9743-DPG2-EBZ | IC DAC DUAL 10BIT 72LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9783-DUAL-EBZ | 制造商:Analog Devices 功能描述:DUAL 16B, 500 MSPS LVDS DAC - Boxed Product (Development Kits) |
| AD9783-EBZ | 制造商:Analog Devices 功能描述:DUAL 16B, 600 MSPS LVDS DAC - Bulk |
| AD9784 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 200 MSPS/500 MSPS TxDAC+ with 2×/4×/8× Interpolation and Signal Processing |
| AD9785 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual 12-/14-/16-Bit 800 MSPS DAC with Low Power 32-Bit Complex NCO |
| AD9785BSVZ | 功能描述:IC DAC 12BIT 800MSPS 100TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:TxDAC® 标准包装:1 系列:- 设置时间:4.5µs 位数:12 数据接口:串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOICN 包装:剪切带 (CT) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:* 其它名称:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
发布紧急采购，3分钟左右您将得到回复。