参数资料
型号: AD9833BRMZ-REEL7
厂商: Analog Devices Inc
文件页数: 6/24页
文件大小: 0K
描述: IC WAVEFORM GEN PROG 10MSOP
产品培训模块: Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
标准包装: 1,000
分辨率(位): 10 b
主 fclk: 25MHz
调节字宽(位): 28 b
电源电压: 2.3 V ~ 5.5 V
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 10-TFSOP,10-MSOP(0.118",3.00mm 宽)
供应商设备封装: 10-MSOP
包装: 带卷 (TR)
AD9833
Data Sheet
Rev. E | Page 14 of 24
Table 6. Description of Bits in the Control Register
Bit
Name
Function
D13
B28
Two write operations are required to load a complete word into either of the frequency registers. B28 = 1 allows a
complete word to be loaded into a frequency register in two consecutive writes. The first write contains the 14 LSBs of
the frequency word, and the next write contains the 14 MSBs. The first two bits of each 16-bit word define the
frequency register to which the word is loaded and should, therefore, be the same for both of the consecutive writes.
See Table 8 for the appropriate addresses. The write to the frequency register occurs after both words have been
loaded; therefore, the register never holds an intermediate value. An example of a complete 28-bit write is shown in
Table 9. When B28 = 0, the 28-bit frequency register operates as two 14-bit registers, one containing the 14 MSBs and
the other containing the 14 LSBs. This means that the 14 MSBs of the frequency word can be altered independent of
the 14 LSBs, and vice versa. To alter the 14 MSBs or the 14 LSBs, a single write is made to the appropriate frequency
address. The control bit D12 (HLB) informs the AD9833 whether the bits to be altered are the 14 MSBs or 14 LSBs.
D12
HLB
This control bit allows the user to continuously load the MSBs or LSBs of a frequency register while ignoring the
remaining 14 bits. This is useful if the complete 28-bit resolution is not required. HLB is used in conjunction with D13
(B28). This control bit indicates whether the 14 bits being loaded are being transferred to the 14 MSBs or 14 LSBs of the
addressed frequency register. D13 (B28) must be set to 0 to be able to change the MSBs and LSBs of a frequency word
separately. When D13 (B28) = 1, this control bit is ignored. HLB = 1 allows a write to the 14 MSBs of the addressed
frequency register. HLB = 0 allows a write to the 14 LSBs of the addressed frequency register.
D11
FSELECT
The FSELECT bit defines whether the FREQ0 register or the FREQ1 register is used in the phase accumulator.
D10
PSELECT
The PSELECT bit defines whether the PHASE0 register or the PHASE1 register data is added to the output of the phase
accumulator.
D9
Reserved
This bit should be set to 0.
D8
Reset
Reset = 1 resets internal registers to 0, which corresponds to an analog output of midscale. Reset = 0 disables reset.
This function is explained further in Table 13.
D7
SLEEP1
When SLEEP1 = 1, the internal MCLK clock is disabled, and the DAC output remains at its present value because the
NCO is no longer accumulating. When SLEEP1 = 0, MCLK is enabled. This function is explained further in Table 14.
D6
SLEEP12
SLEEP12 = 1 powers down the on-chip DAC. This is useful when the AD9833 is used to output the MSB of the DAC data.
SLEEP12 = 0 implies that the DAC is active. This function is explained further in Table 14.
D5
OPBITEN
The function of this bit, in association with D1 (mode), is to control what is output at the VOUT pin. This is explained
further in Table 15. When OPBITEN = 1, the output of the DAC is no longer available at the VOUT pin. Instead, the MSB
(or MSB/2) of the DAC data is connected to the VOUT pin. This is useful as a coarse clock source. The DIV2 bit controls
whether it is the MSB or MSB/2 that is output. When OPBITEN = 0, the DAC is connected to VOUT. The mode bit
determines whether it is a sinusoidal or a ramp output that is available.
D4
Reserved
This bit must be set to 0.
D3
DIV2
DIV2 is used in association with D5 (OPBITEN). This is explained further in Table 15. When DIV2 = 1, the MSB of the DAC
data is passed directly to the VOUT pin. When DIV2 = 0, the MSB/2 of the DAC data is output at the VOUT pin.
D2
Reserved
This bit must be set to 0.
D1
Mode
This bit is used in association with OPBITEN (D5). The function of this bit is to control what is output at the VOUT pin
when the on-chip DAC is connected to VOUT. This bit should be set to 0 if the control bit OPBITEN = 1. This is explained
further in Table 15. When mode = 1, the SIN ROM is bypassed, resulting in a triangle output from the DAC. When mode = 0,
the SIN ROM is used to convert the phase information into amplitude information, which results in a sinusoidal signal
at the output.
D0
Reserved
This bit must be set to 0.
相关PDF资料
PDF描述
VE-B1D-IW-B1 CONVERTER MOD DC/DC 85V 100W
MCF51AC256BCFUE MCU 32BIT 256K FLASH 64-QFP
AD9833BRMZ-REEL IC WAVEFORM GEN PROG 10MSOP
MCF51AC128ACPUE MCU 32BIT 128K FLASH CAN 64-LQFP
VE-B1B-IX-B1 CONVERTER MOD DC/DC 95V 75W
相关代理商/技术参数
参数描述
AD9833SRMZ-EP-RL7 制造商:Analog Devices 功能描述:10 bit 10 pin DDS I.C.
AD9833WBRMZ-REEL 制造商:Analog Devices 功能描述:10 BIT, 10 PIN DDS I.C. - Tape and Reel
AD9834 制造商:AD 制造商全称:Analog Devices 功能描述:Low Power, +2.3 V to +5.5 V, 50 MHz Complete DDS
AD9834_10 制造商:AD 制造商全称:Analog Devices 功能描述:20 mW Power, 2.3 V to 5.5 V,75 MHz Complete DDS
AD9834BRU 功能描述:IC DDS W/COMP 2.3V 50MHZ 20TSSOP RoHS:否 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 调节字宽(位):32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)