- 您现在的位置：买卖IC网 > PDF目录11674 > AD9845BJSTZ (Analog Devices Inc)IC CCD SIGNAL PROC 12BIT 48-LQFP PDF资料下载
参数资料
| 型号： | AD9845BJSTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 20/24页 |
| 文件大小： | 0K |
| 描述： | IC CCD SIGNAL PROC 12BIT 48-LQFP |
| 标准包装： | 1 |
| 类型： | CCD 信号处理器，12 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-LQFP（7x7） |
| 包装： | 托盘 |
| 产品目录页面： | 776 (CN2011-ZH PDF) |
REV.
B
–5–
AD9845B
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although the
AD9845B features proprietary ESD protection circuitry, permanent damage may occur on devices
subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended
to avoid performance degradation or loss of functionality.
TIMING SPECIFICATIONS
Parameter
Symbol
Min
Typ
Max
Unit
SAMPLE CLOCKS
DATACLK, SHP, SHD Clock Period
tCP
33
ns
DATACLK High/Low Pulsewidth
tADC
13
16.7
ns
SHP Pulsewidth
tSHP
5
8.3
ns
SHD Pulsewidth
tSHD
5
8.3
ns
CLPDM Pulsewidth
tCDM
410
Pixels
CLPOB Pulsewidth*
tCOB
220
Pixels
SHP Rising Edge to SHD Falling Edge
tS1
0
8.3
ns
SHP Rising Edge to SHD Rising Edge
tS2
15
16.7
ns
Internal Clock Delay
tID
3.0
ns
Inhibited Clock Period
tINH
10
ns
DATA OUTPUTS
Output Delay
tOD
13
16
ns
Output Hold Time
tH
7.0
7.6
ns
Pipeline Delay
9
Cycles
SERIAL INTERFACE
Maximum SCK Frequency
fSCLK
10
MHz
SL to SCK Setup Time
tLS
10
ns
SCK to SL Hold Time
tLH
10
ns
SDATA Valid to SCK Rising Edge Setup
tDS
10
ns
SCK Falling Edge to SDATA Valid Hold
tDH
10
ns
SCK Falling Edge to SDATA Valid Read
tDV
10
ns
*Minimum CLPOB pulsewidth is for functional operation only. Wider typical pulses are recommended to achieve low noise clamp performance.
Specifications subject to change without notice.
(CL = 20 pF, fSAMP = 30 MHz, CCD Mode Timing in Figures 5 and 6, AUX Mode Timing in Figure 7,
Serial Timing in Figures 21–24.)
ABSOLUTE MAXIMUM RATINGS
With
Respect
Parameter
To
Min Max
Unit
AVDD1, AVDD2
AVSS
–0.3 +3.9
V
DVDD1, DVDD2
DVSS
–0.3 +3.9
V
DRVDD
DRVSS
–0.3 +3.9
V
Digital Outputs
DRVSS
–0.3 DRVDD + 0.3 V
SHP, SHD, DATACLK
DVSS
–0.3 DVDD + 0.3
V
CLPOB, CLPDM, PBLK
DVSS
–0.3 DVDD + 0.3
V
SCK, SL, SDATA
DVSS
–0.3 DVDD + 0.3
V
VRT, VRB
AVSS
–0.3 AVDD + 0.3
V
BYP1-3, CCDIN
AVSS
–0.3 AVDD + 0.3
V
Junction Temperature
150
∞C
Lead Temperature (10 sec)
300
∞C
ORDERING GUIDE
Temperature
Package
Model
Range
Description
Option
AD9845BJST
–20
∞C to +85∞C LQFP
ST-48
THERMAL CHARACTERISTICS
Thermal Resistance
48-Lead LQFP Package
qJA = 56∞C/W*
*
qJA is measured using a 4-layer PCB.
相关PDF资料 |
PDF描述 |
|---|---|
| 3-1478978-1 | CONN JACK SMA 50 OHM R/A PCB |
| AD9949AKCPZ | IC CCD SIGNAL PROCESSOR 40-LFCSP |
| VE-J3K-IY-F2 | CONVERTER MOD DC/DC 40V 50W |
| AD694JNZ | IC TRANSMITTER 4-20MA 16-DIP |
| VE-J3K-IY-F1 | CONVERTER MOD DC/DC 40V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9845BJSTZKL1 | 制造商:Analog Devices 功能描述: |
| AD9845BJSTZRL | 功能描述:IC CCD SIGNAL PROC 12BIT 48LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| AD9846A | 制造商:AD 制造商全称:Analog Devices 功能描述:Complete 10-Bit 30 MSPS CCD Signal Processor |
| AD9846AJST | 制造商:Analog Devices 功能描述:AFE VID 1ADC 10-BIT 3.3V 48LQFP - Bulk 制造商:Rochester Electronics LLC 功能描述:10 BIT 30 MSPS CCD SIGNAL PROCESSOR - Tape and Reel |
| AD9846AJSTRL | 制造商:Analog Devices 功能描述:AFE VID 1ADC 10-BIT 3.3V 48LQFP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:10 BIT 30 MSPS CCD SIGNAL PROCESSOR - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。