参数资料
型号: AD9884AKSZ-140
厂商: Analog Devices Inc
文件页数: 1/24页
文件大小: 0K
描述: IC ANLG INTERFC 140MSPS 128-MQFP
标准包装: 1
显示器类型: LCD
接口: 模拟
电流 - 电源: 135mA
电源电压: 3 V ~ 3.6 V
工作温度: -20°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 128-BFQFP
供应商设备封装: 128-MQFP(14x20)
包装: 托盘
产品目录页面: 788 (CN2011-ZH PDF)
a
FEATURES
140 MSPS Maximum Conversion Rate
500 MHz Analog Bandwidth
100 MSPS/140 MSPS
Analog Flat Panel Interface
AD9884A
FUNCTIONAL BLOCK DIAGRAM
AD9884A
0.5 V to 1.0 V Analog Input Range
400 ps p-p PLL Clock Jitter
Power-Down Mode
R IN
CLAMP
A/D
8
8
8
R OUTA
R OUTB
3.3 V Power Supply
2.5 V to 3.3 V Three-State CMOS Outputs
Demultiplexed Output Ports
Data Clock Output Provided
G IN
CLAMP
A/D
8
8
8
G OUTA
G OUTB
Low Power: 570 mW Typical
Internal PLL Generates CLOCK from HSYNC
Serial Port Interface
Fully Programmable
Supports Alternate Pixel Sampling for Higher-
Resolution Applications
B IN
HSYNC
COAST
CLAMP
CLAMP
CLOCK
GENERATOR
A/D
2
8
8
8
B OUTA
B OUTB
DATACK
HSOUT
APPLICATIONS
CKINV
CKEXT
0.15V
CONTROL
REF
REFIN
RGB Graphics Processing
LCD Monitors and Projectors
Plasma Display Panels
Scan Converters
GENERAL DESCRIPTION
The AD9884A is a complete 8-bit 140 MSPS monolithic analog
interface optimized for capturing RGB graphics signals from
personal computers and workstations. Its 140 MSPS encode
rate capability and full-power analog bandwidth of 500 MHz
supports display resolutions of up to 1280 × 1024 (SXGA) at
75 Hz with sufficient input bandwidth to accurately acquire and
digitize each pixel.
To minimize system cost and power dissipation, the AD9884A
includes an internal 1.25 V reference, PLL to generate a pixel
clock from HSYNC, and programmable gain, offset and clamp
circuits. The user provides only a 3.3 V power supply, analog
input, and HSYNC signals. Three-state CMOS outputs may be
powered by a supply between 2.5 V and 3.3 V.
The AD9884A’s on-chip PLL generates a pixel clock from the
HSYNC input. Pixel clock output frequencies range from
REV. C
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
FILT SOGIN SOGOUT SDA SCL A 0 A 1 PWRDN REFOUT
20 MHz to 140 MHz. PLL clock jitter is typically 400 ps p-p
relative to the input reference. When the COAST signal is pre-
sented, the PLL maintains its output frequency in the absence
of HSYNC. A 32-step sampling phase adjustment is provided.
Data, HSYNC and Data Clock output phase relationships are
always maintained. The PLL can be disabled and an external
clock input provided as the pixel clock.
A clamp signal is generated internally or may be provided by the
user through the CLAMP input pin. This device is fully program-
mable via a two-wire serial port.
Fabricated in an advanced CMOS process, the AD9884A is
provided in a space-saving 128-lead MQFP surface mount plastic
package and is specified over a 0 ° C to +70 ° C temperature range.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
may result from its use. No license is granted by implication or otherwise
Tel: 781/329-4700
under any patent or patent rights of Analog Devices.
Fax: 781/326-8703 ? Analog Devices, Inc., 2001
相关PDF资料
PDF描述
ADM1041AARQZ-REEL7 IC SECONDARY SIDE CTRLR 24QSOP
ADM1041AARQZ IC SECONDARY SIDE CTRLR 24QSOP
ADM1060ARU IC SUPERVIS/SEQUENC 7-CH 28TSSOP
ADM1062ACPZ-REEL7 IC SEQUENCER/SUPERVISOR 40LFCSP
ADM1063ASUZ IC SUPERVISOR/SEQUENCER 48-TQFP
相关代理商/技术参数
参数描述
AD9884AKSZ-140 制造商:Analog Devices 功能描述:IC GRAPHICS DIGITIZER
AD9884KS-100 制造商:Rochester Electronics LLC 功能描述:100 MSPS GRAPHICS DIGITIZ - Bulk
AD9884KS-140 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD9886 制造商:AD 制造商全称:Analog Devices 功能描述:Analog Interface for Flat Panel Displays
AD9886/PCB 制造商:AD 制造商全称:Analog Devices 功能描述:Analog Interface for Flat Panel Displays