参数资料
| 型号： | AD9923ABBCZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 32/84页 |
| 文件大小： | 0K |
| 描述： | IC PROCESSOR CCD 12BIT 105CSPBGA |
| 标准包装： | 1 |
| 类型： | CCD 信号处理器，12 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 电流 - 电源： | 20mA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 105-LFBGA，CSPBGA |
| 供应商设备封装： | 105-CSPBGA（8x8） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页
AD9923A
Rev. A | Page 38 of 84
VERTICAL TIMING EXAMPLE
To better understand how the AD9923A vertical timing
generation is used, consider the example CCD timing chart
in Figure 52. It illustrates a CCD using a general three-field
readout technique. As described in the Complete Field:
Combining V-Sequences section, each readout field should
be divided into separate regions to perform each step of the
readout. The sequence change position (SCP) registers deter-
mine the line boundaries for each region. Then, the VSEQSEL
registers assign a V-sequence to each region. Each V-sequence
contains specific timing information required for each region:
XV1 to XV6 pulses (using VPAT groups), HBLK/CLPOB timing,
and VSG patterns for the SG active lines.
The example shown in Figure 52 requires four regions, labeled
Region 0, Region 1, Region 2, and Region 3, for each of the
three fields. Because the AD9923A allows many individual
fields to be programmed, Field 0, Field 1, and Field 2 can be
created to meet the requirements of this timing example. In this
example, the four regions for each field are very similar, but the
individual registers for each field allow flexibility to accommodate
more complex timing requirements.
Region 0
Region 0 is a high speed vertical shift region. Sweep mode can
be used to generate this timing operation, with the desired
number of high speed vertical pulses needed to clear any charge
from the vertical registers of the CCD.
Region 1
Region 1 consists of two lines and uses standard, single line,
vertical shift timing. The timing of this region is the same as the
timing of Region 3.
Region 2
Region 2 is the sensor gate line, where the VSG pulses transfer
the image into the vertical CCD registers. This region might
require use of the second V-pattern group for the SG active line.
Region 3
Region 3 also uses the standard, single line, vertical shift timing,
the same timing used in Region 1. In summary, four regions are
required in each of the three fields.
The timing for Region 1 and Region 3 is essentially the same,
reducing the complexity of the register programming. Other
registers, such as the MODE register, shutter control registers
(that is, TRIGGER, and the registers to control the SUBCK,
VSUB, MSHUT, and STROBE outputs), and the AFE gain
registers, VGAGAIN and CDSGAIN, must be used during the
readout operation. These registers are explained in the MODE
Register and Variable Gain Amplifier sections.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9942BBCZ | IC PROCESSOR SGNL 14B 100CSPBGA |
| AD9944KCPZRL | IC CCD SIGNAL PROCESSOR 32-LFCSP |
| AD9945KCPZRL7 | IC CCD SIGNAL PROCESSOR 32-LFCSP |
| AD9948KCPZ | IC CCD SIGNAL PROCESSOR 40-LFCSP |
| AD9949KCPZ | IC CCD SIGNAL PROCESSOR 40-LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9923ABBCZRL | 功能描述:IC PROCESSOR CCD 12BIT 105CSPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 传感器和探测器接口 系列:- 其它有关文件:Automotive Product Guide 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:74 系列:- 类型:触控式传感器 输入类型:数字 输出类型:数字 接口:JTAG，串行 电流 - 电源:100µA 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:管件 |
| AD9923BBCZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9923BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9924BBCZ | 制造商:Analog Devices 功能描述: |
| AD9924BBCZRL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。