- 您现在的位置：买卖IC网 > PDF目录11769 > AD9980KSTZ-80 (Analog Devices Inc)IC INTERFACE 8BIT ANALOG 80LQFP PDF资料下载
参数资料
| 型号： | AD9980KSTZ-80 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 5/44页 |
| 文件大小： | 0K |
| 描述： | IC INTERFACE 8BIT ANALOG 80LQFP |
| 标准包装： | 90 |
| 应用： | 视频 |
| 接口： | 模拟 |
| 电源电压： | 3.13 V ~ 3.47 V |
| 封装/外壳： | 80-LQFP |
| 供应商设备封装： | 80-LQFP（14x14） |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
| 配用： | AD9980/PCBZ-ND - KIT EVALUATION AD9980 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
AD9980
Rev. 0 | Page 13 of 44
PIXEL CLOCK
INVALID SAMPLE TIMES
04740-004
Figure 6. Pixel Sampling Times
Any jitter in the clock reduces the precision with which the
sampling time can be determined and must also be subtracted
from the stable pixel time. Considerable care has been taken in
the design of the AD9980’s clock generation circuit to minimize
jitter. The clock jitter of the AD9980 is 9% or less of the total
pixel time in all operating modes, making the reduction in the
valid sampling time due to jitter negligible.
The PLL characteristics are determined by the loop filter design,
the PLL Charge Pump Current, and the VCO range setting. The
loop filter design is illustrated in Figure 7. Recommended
settings of VCO range and charge pump current for VESA
standard display modes are listed in Table 9.
CP
8nF
CZ
80nF
RZ
1.5k
FILT
PVD
04740-005
Figure 7. PLL Loop Filter Detail
Four programmable registers are provided to optimize the
performance of the PLL. These registers are
1.
The 12-Bit Divisor Register. The input Hsync frequencies
can accommodate any Hsync as long as the product of the
Hsync and the PLL divisor falls within the operating range
of the VCO. The PLL multiplies the frequency of the Hsync
signal, producing pixel clock frequencies in the range of
10 MHz to 95 MHz. The divisor register controls the exact
multiplication factor. This register may be set to any value
between 2 and 4095 as long as the output frequency is
within range.
2.
The 2-Bit VCO Range Register. To improve the noise
performance of the AD9980, the VCO operating frequency
range is divided into four overlapping regions. The VCO
range register sets this operating range. The frequency
ranges for the four regions are shown in Table 7.
Table 7. VCO Frequency Ranges
PV1
PV0
Pixel Clock
Range (MHz)
KVCO
Gain (MHz/V)
0
10 to 21
150
0
1
21 to 42
150
1
0
42 to 84
150
1
84 to 95
150
3.
The 3-bit Charge Pump Current Register. This register
varies the current that drives the low-pass loop filter. The
possible current values are listed in Table 8.
Table 8. Charge Pump Current/Control Bits
Ip2
Ip1
Ip0
Current (A)
0
50
0
1
100
0
1
0
150
0
1
250
1
0
350
1
0
1
500
1
0
750
1
1500
4.
The 5-bit Phase Adjust Register. The phase of the generated
sampling clock may be shifted to locate an optimum samp-
ling point within a clock cycle. The phase adjust register
provides 32 phase-shift steps of 11.25° each. The Hsync
signal with an identical phase shift is available through the
HSOUT pin. Phase adjust is still available if an external
pixel clock is used. The COAST pin or internal Coast is
used to allow the PLL to continue to run at the same
frequency in the absence of the incoming Hsync signal or
during disturbances in Hsync (such as from equalization
pulses). This may be used during the vertical sync period
or at any other time that the Hsync signal is unavailable.
The polarity of the Coast signal may be set through the
Coast polarity register (Register 0x18, Bits [6:5]). Also, the
polarity of the Hsync signal may be set through the Hsync
polarity register (Register 0x12, Bits [5:4]). For both Hsync
and Coast, a value of 1 is active high. The internal Coast
function is driven off of the Vsync signal, which is typically
a time when Hsync signals may be disrupted with extra
equalization pulses.
相关PDF资料 |
PDF描述 |
|---|---|
| V150B24H150BL | CONVERTER MOD DC/DC 24V 150W |
| SY100E445JZ TR | IC CONV 4BIT SER/PAR 28-PLCC |
| SY10E446JZ TR | IC CONV 4BIT PAR/SER 28-PLCC |
| SY10E445JZ TR | IC CONV 4BIT SER/PAR 28-PLCC |
| D38999/26FC8SN | CONN PLUG 8POS STRAIGHT W/SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9980KSTZ-95 | 功能描述:IC INTERFACE 8BIT ANALOG 80LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
| AD9980KSTZ-RL95 | 制造商:Analog Devices 功能描述: |
| AD9980PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance 8-Bit Display Interface |
| AD9981 | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance 10-Bit Display Interface |
| AD9981/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance 10-Bit Display Interface |
发布紧急采购，3分钟左右您将得到回复。