参数资料
| 型号： | ADAU1328BSTZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 5/32页 |
| 文件大小： | 0K |
| 描述： | IC CODEC 24BIT 2ADC/8DAC 48LQFP |
| 标准包装： | 1 |
| 类型： | 通用 |
| 数据接口： | 串行 |
| 分辨率（位）： | 24 b |
| ADC / DAC 数量： | 2 / 8 |
| 三角积分调变： | 是 |
| S/N 比，标准 ADC / DAC (db)： | 94 / 94 |
| 动态范围，标准 ADC / DAC (db)： | 105 / 106 |
| 电压 - 电源，模拟： | 3 V ~ 3.6 V |
| 电压 - 电源，数字： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-LQFP（7x7） |
| 包装： | 托盘 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
Data Sheet
ADAU1328
Rev. B | Page 13 of 32
THEORY OF OPERATION
ANALOG-TO-DIGITAL CONVERTERS (ADCs)
There are two ADC channels in the ADAU1328 configured as
two stereo pairs with differential inputs. The ADCs can operate
at a nominal sample rate of 48 kHz, 96 kHz, or 192 kHz. The
ADCs include on-board digital antialiasing filters with 79 dB
stop-band attenuation and linear phase response, operating at
an oversampling ratio of 128 (48 kHz, 96 kHz, and 192 kHz
modes). Digital outputs are supplied through two serial data
output pins (one for each stereo pair) and a common frame
(ALRCLK) and bit (ABCLK) clock. Alternatively, one of the
TDM modes can be used to access up to 16 channels on a single
TDM data line.
The ADCs must be driven from a differential signal source for
best performance. The input pins of the ADCs connect to
internal switched capacitors. To isolate the external driving op
amp from the glitches caused by the internal switched capacitors,
each input pin should be isolated by using a series connected,
external, 100 resistor together with a 1 nF capacitor connected
from each input to ground. This capacitor must be of high quality,
for example, ceramic NPO or polypropylene film.
The differential inputs have a nominal common-mode voltage
of 1.5 V. The voltage at the common-mode reference pin (CM)
can be used to bias external op amps to buffer the input signals
(see the Power Supply and Voltage Reference section). The
inputs can also be ac-coupled and do not need an external dc
bias to CM.
A digital high-pass filter can be switched in line with the ADCs
under serial control to remove residual dc offsets. It has a
1.4 Hz, 6 dB per octave cutoff at a 48 kHz sample rate. The
cutoff frequency scales directly with sample frequency.
DIGITAL-TO-ANALOG CONVERTERS (DACs)
The ADAU1328 DAC channels are arranged as single-ended,
four stereo pairs giving eight analog outputs for minimum
external components. The DACs include on-board digital
reconstruction filters with 70 dB stop-band attenuation and linear
phase response, operating at an oversampling ratio of 4 (48 kHz or
96 kHz modes) or 2 (192 kHz mode). Each channel has its own
independently programmable attenuator, adjustable in 255 steps
in increments of 0.375 dB. Digital inputs are supplied through
four serial data input pins (one for each stereo pair) and a
common frame (DLRCLK) and bit (DBCLK) clock. Alternatively,
one of the TDM modes can be used to access up to 16 channels
on a single TDM data line.
Each output pin has a nominal common-mode dc level of 1.5 V
and swings ±1.27 V for a 0 dBFS digital input signal. A single op
amp, third-order, external, low-pass filter is recommended to
remove high frequency noise present on the output pins. The
use of op amps with low slew rate or low bandwidth can cause
high frequency noise and tones to fold down into the audio
band; therefore, exercise care in selecting these components.
The voltage at CM, the common-mode reference pin, can be
used to bias the external op amps that buffer the output signals
(see the Power Supply and Voltage Reference section).
CLOCK SIGNALS
The on-chip phase locked loop (PLL) can be selected to
reference the input sample rate from either of the LRCLK pins
or 256, 384, 512, or 768 times the sample rate, referenced to the
48 kHz mode from the MCLKI pin. The default at power-up is
256 × fS from MCLKI. In 96 kHz mode, the master clock fre-
quency stays at the same absolute frequency; therefore, the
actual multiplication rate is divided by 2. In 192 kHz mode,
the actual multiplication rate is divided by 4. For example, if a
device in the ADAU1328 family is programmed in 256 × fS mode,
the frequency of the master clock input is 256 × 48 kHz =
12.288 MHz. If the ADAU1328 is then switched to 96 kHz
operation (by writing to the SPI port), the frequency of the
master clock should remain at 12.288 MHz, which is now 128 ×
fS. In 192 kHz mode, this becomes 64 × fS.
The internal clock for the ADCs is 256 × fS for all clock modes.
The internal clock for the DACs varies by mode: 512 × fS (48 kHz
mode), 256 × fS (96 kHz mode), or 128 × fS (192 kHz mode). By
default, the on-board PLL generates this internal master clock
from an external clock. A direct 512 × fS (referenced to 48 kHz
mode) master clock can be used for either the ADCs or DACs if
selected in PLL and Clock Control 1 Register.
Note that it is not possible to use a direct clock for the ADCs set
to the 192 kHz mode. It is required that the on-chip PLL be
used in this mode.
The PLL can be powered down in PLL and Clock Control 0
Register. To ensure reliable locking when changing PLL modes,
or if the reference clock is unstable at power-on, power down
the PLL and then power it back up when the reference clock has
stabilized.
The internal MCLK can be disabled in PLL and Clock Control 0
Register to reduce power dissipation when the ADAU1328 is
idle. The clock should be stable before it is enabled. Unless a
standalone mode is selected (see the Serial Control Port
section), the clock is disabled by reset and must be enabled by
writing to the SPI port for normal operation.
相关PDF资料 |
PDF描述 |
|---|---|
| ADAU1361BCPZ-R7 | IC CODEC 24B PLL 32LFCSP |
| ADAU1373BCBZ-RL | IC CODEC LP CLASS G HP 81WLCSP |
| ADAU1381BCPZ | IC AUDIO CODEC STEREO LN 32LFCSP |
| ADAU1761BCPZ-RL | IC SIGMADSP CODEC PLL 32LFCSP |
| ADAU1781BCPZ-RL7 | IC SIGMADSP CODEC LN 32LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADAU1328BSTZKL1 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| ADAU1328BSTZ-RL | 功能描述:IC CODEC 24BIT 2ADC/8DAC 48LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR) |
| ADAU1361BCPZ | 功能描述:IC CODEC 24B PLL 32LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:PCM 数据接口:PCM 音频接口 分辨率（位）:15 b ADC / DAC 数量:1 / 1 三角积分调变:是 S/N 比，标准 ADC / DAC (db):- 动态范围，标准 ADC / DAC (db):- 电压 - 电源，模拟:2.7 V ~ 3.3 V 电压 - 电源，数字:2.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-VFBGA 供应商设备封装:80-BGA MICROSTAR JUNIOR（5x5） 包装:带卷 (TR) 其它名称:296-21257-2 |
| ADAU1361BCPZ | 制造商:Analog Devices 功能描述:IC, AUDIO CODEC, 24BIT, 96KHZ, LFCSP-32 |
| ADAU1361BCPZ-R7 | 功能描述:IC CODEC 24B PLL 32LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。