收藏本站
参数资料
型号： ADAU1361BCPZ-RL
厂商： Analog Devices Inc
文件页数： 37/80页
文件大小： 0K
描述： IC CODEC 24B PLL 32LFCSP
标准包装： 5,000
类型： 音频编解码器
数据接口： 串行
分辨率（位）： 24 b
ADC / DAC 数量： 2 / 2
三角积分调变： 无
电压 - 电源，模拟： 1.8 V ~ 3.6 V
电压 - 电源，数字： 1.8 V ~ 3.6 V
工作温度： -40°C ~ 85°C
安装类型： 表面贴装
封装/外壳： 32-VFQFN 裸露焊盘，CSP
供应商设备封装： 32-LFCSP-VQ
包装： 带卷 (TR)
ADAU1361
Rev. C | Page 42 of 80
SERIAL DATA INPUT/OUTPUT PORTS
The flexible serial data input and output ports of the ADAU1361
can be set to accept or transmit data in 2-channel format or in a
4-channel TDM stream to interface to external ADCs or DACs.
Data is processed in twos complement, MSB first format. The
left channel data field always precedes the right channel data
field in 2-channel streams. In TDM mode, Slot 0 and Slot 1 are
in the first half of the audio frame, and Slot 2 and Slot 3 are in
the second half of the frame. The serial modes and the position
of the data in the frame are set in Register R15 to Register R18
(serial port and converter control registers, Address 0x4015 to
Address 0x4018).
If the PLL of the ADAU1361 is not used, the serial data clocks
must be synchronous with the ADAU1361 master clock input.
The LRCLK and BCLK pins are used to clock both the serial
input and output ports. The ADAU1361 can be set as the master
or the slave in a system. Because there is only one set of serial
data clocks, the input and output ports must always be both
master or both slave.
Register R15 and Register R16 (serial port control registers,
Address 0x4015 and Address 0x4016) allow control of clock
polarity and data input modes. The valid data formats are I2S,
left-justified, right-justified (24-/20-/18-/16-bit), and TDM. In
all modes except for the right-justified modes, the serial port
inputs an arbitrary number of bits up to a limit of 24. Extra bits
do not cause an error, but they are truncated internally.
The serial port can operate with an arbitrary number of BCLK
transitions in each LRCLK frame. The LRCLK in TDM mode
can be input to the ADAU1361 either as a 50% duty cycle clock
or as a bit-wide pulse.
When the LRCLK is set as a pulse, a 47 pF capacitor should be
connected between the LRCLK pin and ground (see Figure 56).
This capacitor is necessary in both master and slave modes to
properly align the LRCLK signal to the serial data stream.
07
67
9-
0
78
47pF
LRCLK
ADAU1361
BCLK
Figure 56. LRCLK Capacitor Alignment, TDM Pulse Mode
In TDM mode, the ADAU1361 can be a master for fS up to
48 kHz. Table 24 lists the modes in which the serial output
port can function.
Table 24. Serial Output Port Master/Slave Mode Capabilities
fS
2-Channel Modes (I2S, Left-
Justified, Right-Justified)
4-Channel TDM
48 kHz
Master and slave
96 kHz
Master and slave
Slave
Table 25 describes the proper configurations for standard audio
data formats.
Table 25. Data Format Configurations
Format
LRCLK Polarity (LRPOL)
LRCLK Mode
(LRMOD)
BCLK Polarity
(BPOL)
BCLK Cycles/Audio
Frame (BPF[2:0])
Data Delay from LRCLK
Edge (LRDEL[1:0])
I2S
(see Figure 57)
Frame begins on falling edge
50% duty cycle
Data changes
on falling edge
32 to 64
Delayed from LRCLK edge
by 1 BCLK
Left-Justified (see
Figure 58)
Frame begins on rising edge
50% duty cycle
Data changes
on falling edge
32 to 64
Aligned with LRCLK edge
Right-Justified
(see Figure 59)
Frame begins on rising edge
50% duty cycle
Data changes
on falling edge
32 to 64
Delayed from LRCLK edge
by 8 or 16 BCLKs
TDM with Clock
(see Figure 60)
Frame begins on falling edge
50% duty cycle
Data changes
on falling edge
64 to 128
Delayed from start of word
clock by 1 BCLK
TDM with Pulse
(see Figure 61)
Frame begins on rising edge
Pulse
Data changes
on falling edge
64 to 128
Delayed from start of word
clock by 1 BCLK
相关PDF资料
PDF描述
VE-J3J-IX-S CONVERTER MOD DC/DC 36V 75W
PK40N512VLQ100 IC ARM CORTEX MCU 512K 144-LQFP
CS4245-DQZR IC CODEC AUD STER 104DB 48-LQFP
CS4265-DNZR IC CODEC 24BIT 104DB 32-QFN
VE-J3H-IX-S CONVERTER MOD DC/DC 52V 75W
相关代理商/技术参数
参数描述
ADAU1372BCPZ 功能描述:General Purpose Interface 24 b I2C, SPI 40-LFCSP-WQ (6x6) 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:有效 类型:通用 数据接口:I2C， SPI 分辨率（位）:24 b ADC/DAC 数:4 / 2 三角积分:是 信噪比，ADC/DAC（db）（典型值）:- 动态范围，ADC/DAC（db）（典型值）:- 电压 - 电源，模拟:1.71 V ~ 3.63 V 电压 - 电源，数字:1.045 V ~ 1.98 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘，CSP 供应商器件封装:40-LFCSP-WQ（6x6） 标准包装:1
ADAU1372BCPZRL 功能描述:IC CODEC LP CLASS G HP 40LFCSP 制造商:analog devices inc. 系列:- 包装:剪切带（CT） 零件状态:Digi-Key 停止供應 类型:通用 数据接口:I2C， SPI 分辨率（位）:24 b ADC/DAC 数:4 / 2 三角积分:是 信噪比，ADC/DAC（db）（典型值）:- 动态范围，ADC/DAC（db）（典型值）:- 电压 - 电源，模拟:1.71 V ~ 3.63 V 电压 - 电源，数字:1.045 V ~ 1.98 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘，CSP 供应商器件封装:40-LFCSP-WQ（6x6） 标准包装:1
ADAU1372BCPZ-RL 功能描述:General Purpose Interface 24 b I2C, SPI 40-LFCSP-WQ (6x6) 制造商:analog devices inc. 系列:- 包装:剪切带（CT） 零件状态:停产 类型:通用 数据接口:I2C， SPI 分辨率（位）:24 b ADC/DAC 数:4 / 2 三角积分:是 信噪比，ADC/DAC（db）（典型值）:- 动态范围，ADC/DAC（db）（典型值）:- 电压 - 电源，模拟:1.71 V ~ 3.63 V 电压 - 电源，数字:1.045 V ~ 1.98 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘，CSP 供应商器件封装:40-LFCSP-WQ（6x6） 标准包装:1
ADAU1373BCBZ-R7 功能描述:IC CODEC LP W/HDPH AMP 81WLSCP RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:PCM 数据接口:PCM 音频接口 分辨率（位）:15 b ADC / DAC 数量:1 / 1 三角积分调变:是 S/N 比，标准 ADC / DAC (db):- 动态范围，标准 ADC / DAC (db):- 电压 - 电源，模拟:2.7 V ~ 3.3 V 电压 - 电源，数字:2.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-VFBGA 供应商设备封装:80-BGA MICROSTAR JUNIOR（5x5） 包装:带卷 (TR) 其它名称:296-21257-2
ADAU1373BCBZ-RL 功能描述:IC CODEC LP CLASS G HP 81WLCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR)
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*