- 您现在的位置：买卖IC网 > PDF目录10218 > ADAU1446YSTZ-3A-RL (Analog Devices Inc)IC SIGMADSP 175MHZ 100LQFP PDF资料下载
参数资料
| 型号： | ADAU1446YSTZ-3A-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 10/92页 |
| 文件大小： | 0K |
| 描述： | IC SIGMADSP 175MHZ 100LQFP |
| 标准包装： | 1,000 |
| 系列： | SigmaDSP® |
| 类型： | 音频处理器 |
| 应用： | 车载音频 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-LQFP |
| 供应商设备封装： | 100-LQFP（16x16） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
ADAU1445/ADAU1446
Rev. A | Page 18 of 92
INITIALIZATION
Power-Up Sequence
The ADAU1445/ADAU1446 have a built-in initialization period,
which allows sufficient time for the PLL to lock and the registers
to initialize their values. On a positive edge of RESET, the PLL
settings are immediately set by the PLL0, PLL1, and PLL2 pins,
and the master clock signal is blocked from the chip subsystems.
The initialization time lasts 10 ms, which is measured from the
rising edge of RESET. New values should not be written via the
control port until the initialization is complete.
Table 6 shows some typical times to boot the ADAU1445/
ADAU1446 into the operational state necessary for an application,
assuming that a 400 kHz I2C clock or a 5 MHz SPI clock is used
and a full program, parameter set, and all registers (9 kB) are
loaded. In reality, most applications use less than this full amount,
and unused program and parameter RAM need not be initialized;
therefore, the total boot time may be shorter.
Recommended Program/Parameter Loading Procedure
When writing large amounts of data to the program or parameter
RAM in direct write mode, such as when downloading the initial
contents of the RAMs from an external memory, the processor core
should be disabled to prevent unpleasant noises from appearing
at the audio output. When small amounts of data are transmitted
during real-time operation of the DSP, such as when updating
individual parameters, the software safeload mechanism can be
used. More information is available in the Software Safeload section.
Power-Reduction Modes
Sections of the ADAU1445/ADAU1446 chips can be turned on
and off as needed to reduce power consumption. These include
the ASRCs, S/PDIF receiver and transmitter, auxiliary ADCs,
and DSP core. More information is available in the Master
Clock and PLL Modes and Settings section.
System Initialization Sequence
Before the IC can process audio in the DSP, the following initial-
ization sequence must be completed. (Step 5 through Step 11
can be performed in any order, as needed.)
1.
Power on the IC and bring it out of reset. The order of the
power supplies (DVDD, IOVDD, and AVDD) does not matter.
2.
Wait at least 10 ms for the initialization to complete.
3.
Enable the master clocks of all modules to be used (see the
Master Clock and PLL Modes and Settings section).
4.
Deassert the core run bit (see the DSP Core Modes and
Settings section).
5.
Set the serial input modes (see the Serial Input Port Modes
6.
Set the serial output modes (see the Serial Output Port
7.
Set the routing matrix modes (see details of Address 0xE080
to Address 0xE09B in the Flexible Audio Routing Matrix
Modes section).
8.
Set the DSP core rate select registers (see the DSP Core
Rate Select Register (Address 0xE220) section).
9.
Write the parameter RAM (Address 0x0000 to Address
0x0FFF).
10. Write the program RAM (Address 0x2000 to Address
0x2FFF).
11. Write all other necessary control registers, such as ASRCs
and S/PDIF (Address 0xE221 to Address 0xE24C).
12. Assert the core run bit (see the DSP Core Modes and
Settings section).
Table 6. Power-Up Time
PLL Lock Time (ms)
Approximate Boot Time; Loading Maximum Program/Parameter/Registers (ms)
Total (ms)
I2C (@ 400 kHz SCL)
SPI (@ 5 MHz CCLK)
SPI (@ 25 MHz CCLK)
10
25
2
0.4
10.4 to 35
相关PDF资料 |
PDF描述 |
|---|---|
| SP3243EUCA-L/TR | IC TXRX RS232 INTELLIGENT 28SSOP |
| SP3232EUEA-L | IC TXRX RS232 ESD 16SSOP |
| AD7856ARSZ-REEL7 | IC ADC 14BIT 8CHAN 5V 24SSOP |
| VI-21J-IU-F3 | CONVERTER MOD DC/DC 36V 200W |
| CS8416-CNZ | IC RCVR DGTL 192KHZ 28QFN COMM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADAU1450WBCPZ | 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包装:托盘 零件状态:有效 类型:Sigma 接口:I2C，SPI 时钟速率:147.456MHz 非易失性存储器:- 片载 RAM:64KB 电压 - I/O:3.3V 电压 - 内核:1.20V 工作温度:-40°C ~ 105°C（TA） 安装类型:表面贴装 封装/外壳:72-VFQFN 裸露焊盘，CSP 供应商器件封装:72-LFCSP-VQ（10x10） 标准包装:1 |
| ADAU1450WBCPZ-RL | 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包装:剪切带（CT） 零件状态:在售 类型:Sigma 接口:I2C，SPI 时钟速率:147.456MHz 非易失性存储器:- 片载 RAM:64KB 电压 - I/O:3.30V 电压 - 内核:1.20V 工作温度:-40°C ~ 105°C（TA） 安装类型:表面贴装 封装/外壳:72-VFQFN 裸露焊盘，CSP 供应商器件封装:72-LFCSP-VQ（10x10） 标准包装:1 |
| ADAU1451WBCPZ | 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包装:托盘 零件状态:有效 类型:Sigma 接口:I2C，SPI 时钟速率:294.912MHz 非易失性存储器:- 片载 RAM:96kB 电压 - I/O:3.3V 电压 - 内核:1.20V 工作温度:-40°C ~ 105°C（TA） 安装类型:表面贴装 封装/外壳:72-VFQFN 裸露焊盘，CSP 供应商器件封装:72-LFCSP-VQ（10x10） 标准包装:1 |
| ADAU1451WBCPZ-RL | 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包装:剪切带（CT） 零件状态:在售 类型:Sigma 接口:I2C，SPI 时钟速率:294.912MHz 非易失性存储器:- 片载 RAM:96kB 电压 - I/O:3.30V 电压 - 内核:1.20V 工作温度:-40°C ~ 105°C（TA） 安装类型:表面贴装 封装/外壳:72-VFQFN 裸露焊盘，CSP 供应商器件封装:72-LFCSP-VQ（10x10） 标准包装:1 |
| ADAU1452WBCPZ | 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包装:托盘 零件状态:有效 类型:Sigma 接口:I2C，SPI 时钟速率:294.912MHz 非易失性存储器:- 片载 RAM:192kB 电压 - I/O:3.3V 电压 - 内核:1.20V 工作温度:-40°C ~ 105°C（TA） 安装类型:表面贴装 封装/外壳:72-VFQFN 裸露焊盘，CSP 供应商器件封装:72-LFCSP-VQ（10x10） 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。