参数资料
型号: ADC0805LCN
厂商: NATIONAL SEMICONDUCTOR CORP
元件分类: ADC
英文描述: 8-Bit uP Compatible A/D Converters
中文描述: 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDIP20
封装: PLASTIC, DIP-20
文件页数: 19/41页
文件大小: 1118K
代理商: ADC0805LCN
Functional Description
(Continued)
After the “1” is clocked through the 8-bit shift register (which
completes the SAR search) it appears as the input to the
D-type latch, LATCH 1. As soon as this “1” is output from the
shift register, the AND gate, G2, causes the new digital word
to transfer to the TRI-STATE output latches. When LATCH 1
is subsequently enabled, the Q output makes a high-to-low
transition which causes the INTR F/F to set. An inverting
buffer then supplies the INTR input signal.
Note that this SET control of the INTR F/F remains low for 8
of the external clock periods (as the internal clocks run at
1
8
of the frequency of the external clock). If the data output is
continuously enabled (CS and RD both held low), the INTR
output will still signal the end of conversion (by a high-to-low
transition), because the SET input can control the Q output
of the INTR F/F even though the RESET input is constantly
at a “1” level in this operating mode. This INTR output will
therefore stay low for the duration of the SET signal, which is
8 periods of the external clock frequency (assuming the A/D
is not started during this interval).
When operating in the free-running or continuous conversion
mode (INTR pin tied to WR and CS wired low— see also
section 2.8), the START F/F is SET by the high-to-low tran-
sition of the INTR signal. This resets the SHIFT REGISTER
which causes the input to the D-type latch, LATCH 1, to go
low.As the latch enable input is still present, the Q output will
go high, which then allows the INTR F/F to be RESET. This
reduces the width of the resulting INTR output pulse to only
a few propagation delays (approximately 300 ns).
When data is to be read, the combination of both CS and RD
being low will cause the INTR F/F to be reset and the
TRI-STATE output latches will be enabled to provide the 8-bit
digital outputs.
2.1 Digital Control Inputs
The digital control inputs (CS, RD, and WR) meet standard
T
2
L logic voltage levels. These signals have been renamed
when compared to the standardA/D Start and Output Enable
labels. In addition, these inputs are active low to allow an
easy interface to microprocessor control busses. For
non-microprocessor based applications, the CS input (pin 1)
can be grounded and the standard A/D Start function is ob-
tained by an active low pulse applied at the WR input (pin 3)
and the Output Enable function is caused by an active low
pulse at the RD input (pin 2).
DS005671-13
Note 13:
CS shown twice for clarity.
Note 14:
SAR = Successive Approximation Register.
FIGURE 4. Block Diagram
A
www.national.com
19
相关PDF资料
PDF描述
ADC0801 8-Bit uP Compatible A/D Converters
ADC0802 8-Bit uP Compatible A/D Converters
ADC0802LCN 8-Bit uP Compatible A/D Converters
ADC0805 8-Bit uP Compatible A/D Converters
ADC0802LCWM 8-Bit uP Compatible A/D Converters
相关代理商/技术参数
参数描述
ADC0805LCN/A+ 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog-to-Digital Converter, 8-Bit
ADC0805LCN/B+ 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog-to-Digital Converter, 8-Bit
ADC0805LCN/NOPB 功能描述:IC ADC 8BIT MPU COMPAT 20-DIP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率(每秒):3M 数据接口:- 转换器数目:- 功率耗散(最大):- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:-
ADC0806 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit, 20 MSPS to 60 MSPS, 1.3 mW/MSPS A/D Converter
ADC08060 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit, 20 MSPS to 60 MSPS, 1.3 mW/MSPS A/D Converter