- 您现在的位置：买卖IC网 > PDF目录378279 > ADC0858BIV (NATIONAL SEMICONDUCTOR CORP) 8-Bit Analog Data Acquisition and Monitoring Systems PDF资料下载
参数资料
| 型号： | ADC0858BIV |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | ADC |
| 英文描述： | 8-Bit Analog Data Acquisition and Monitoring Systems |
| 中文描述： | 8-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC20 |
| 封装： | PLASTIC, LCC-20 |
| 文件页数： | 20/36页 |
| 文件大小： | 581K |
| 代理商： | ADC0858BIV |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
2.0 Memory Access Modes
(Continued)
The address bits access specific memory locations as per
Table II(a) and (b) for the ADC0851 and ADC0858 respec-
tively. The address data is clocked in with the MSB (bit A3)
first.
The timing diagram in Figure 5 shows that after CS goes
low, the first four bits of the input word configure the device
to ‘‘read one limit’’ mode. Next, the address bits select the
desired memory location. Third clock rising edge after the
address data’s LSB is loaded, the limit data is output with
the LSB (bit L0) first.
2.4 READ ALL LIMITS MODE
With a mode address of 1 1 1 1, the device is configured in
the ‘‘read all limits mode’’. When in this mode, 8-bit limit
data from each memory location is serially transmitted out.
The data format for the input word is as follows:
Data Input (DI) WordDADC0851 or ADC0858
TL/H/11021–36
Note that no memory address data is required. The limit
data is sequentially transmitted out starting from the memo-
ry location for CH0–Lower Limit and ending at; CH1–Upper
Limit for the ADC0851 (see Table II(a)), CH7–Upper Limit
for the ADC0858 (see Table II(b)).
The timing diagram of Figure 6 shows that the input data is
loaded starting at the first rising edge of CLK after CS goes
low. Third clock rising edge after the last bit of the input data
is loaded, the limit data is serially transmitted out. Four limit
words are transmitted for the ADC0851; sixteen for the
ADC0858. Each limit word is output with the LSB (bit L0)
first. Taking CS high after the MSB of the last limit data is
transmitted completes the operation.
TL/H/11021–38
FIGURE 5. Timing Diagram for Read One Limit ADC0851/ADC0858
TL/H/11021–39
FIGURE 6. Timing Diagram for Read All Limits ADC0851/ADC0858
20
相关PDF资料 |
PDF描述 |
|---|---|
| ADC0851 | 8-Bit Analog Data Acquisition and Monitoring Systems |
| ADC0851BIN | 8-Bit Analog Data Acquisition and Monitoring Systems |
| ADC0851BIV | 8-Bit Analog Data Acquisition and Monitoring Systems |
| ADC0851CIN | 8-Bit Analog Data Acquisition and Monitoring Systems |
| ADC0851CIV | 8-Bit Analog Data Acquisition and Monitoring Systems |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADC0858CIJ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Single-Ended Data Acquisition System |
| ADC0858CIN | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit Analog Data Acquisition and Monitoring Systems |
| ADC0858CIV | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit Analog Data Acquisition and Monitoring Systems |
| ADC0858CMJ/883 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Single-Ended Data Acquisition System |
| ADC0881 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit 20 MSPS Flash A/D Converter |
发布紧急采购，3分钟左右您将得到回复。