参数资料
型号: ADCLK946/PCBZ
厂商: Analog Devices Inc
文件页数: 6/12页
文件大小: 0K
描述: KIT EVAL CLK BUFF ADCLK946
设计资源: ADCLK946 Schematic
ADCLK946 Gerber File
ADCLK946 BOM
标准包装: 1
主要目的: 计时,时钟缓冲器 / 驱动器 / 接收器 / 变换器
嵌入式:
已用 IC / 零件: ADCLK946
主要属性: 1 输入,6 输出
次要属性: LVPECL 输出逻辑
已供物品:
ADCLK946
Rev. A | Page 3 of 12
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
Typical (typ) values are given for VCC VEE = 3.3 V and TA = 25°C, unless otherwise noted. Minimum (min) and maximum (max) values
are given over the full VCC VEE = 3.3 V ± 10% and TA = 40°C to +85°C variation, unless otherwise noted.
Table 1. Clock Inputs and Outputs
Parameter
Symbol
Min
Typ
Max
Unit
Test Conditions/Comments
DC INPUT CHARACTERISTICS
Input Voltage High Level
VIH
VEE + 1.6
VCC
V
Input Voltage Low Level
VIL
VEE
VCC 0.2
V
Input Differential Range
VID
0.4
3.4
V p-p
±1.7 V between input pins
Input Capacitance
CIN
0.4
pF
Input Resistance
Single-Ended Mode
50
Differential Mode
100
Common Mode
50
k
Open VT
Input Bias Current
20
A
Hysteresis
10
mV
DC OUTPUT CHARACTERISTICS
Output Voltage High Level
VOH
VCC 1.26
VCC 0.76
V
50 to (VCC 2.0 V)
Output Voltage Low Level
VOL
VCC 1.99
VCC 1.54
V
50 to (VCC 2.0 V)
Output Voltage, Single-Ended
VO
610
960
mV
VOH VOL, output static
Reference Voltage
VREF
Output Voltage
(VCC + 1)/2
V
500 A to +500 A
Output Resistance
235
Table 2. Timing Characteristics
Parameter
Symbol
Min
Typ
Max
Unit
Test Conditions/Comments
AC PERFORMANCE
Maximum Output Frequency
4.5
4.8
GHz
See Figure 4 for differential output voltage vs.
frequency, >0.8 V differential output swing
Output Rise/Fall Time
tR, tF
40
75
90
ps
20% to 80% measured differentially
Propagation Delay
tPD
150
185
220
ps
VICM = 2 V, VID = 1.6 V p-p
Temperature Coefficient
50
fs/°C
Output-to-Output Skew
9
28
ps
Part-to-Part Skew1
45
ps
VID = 1.6 V p-p
Additive Time Jitter
Integrated Random Jitter
28
fs rms
BW = 12 kHz 20 MHz, CLK = 1 GHz
Broadband Random Jitter2
75
fs rms
VID = 1.6 V p-p, 8 V/ns, VICM = 2 V
Crosstalk-Induced Jitter3
90
fs rms
CLOCK OUTPUT PHASE NOISE
Absolute Phase Noise
Input slew rate > 1 V/ns (see Figure 11 for more details)
fIN = 1 GHz
119
dBc/Hz
@ 100 Hz offset
134
dBc/Hz
@ 1 kHz offset
145
dBc/Hz
@ 10 kHz offset
150
dBc/Hz
@ 100 kHz offset
150
dBc/Hz
>1 MHz offset
1
The output skew is the difference between any two similar delay paths while operating at the same voltage and temperature.
2
Measured at the rising edge of the clock signal; calculated using the SNR of the ADC method.
3
The amount of added jitter measured at the output while two related, asynchronous, differential frequencies are applied to the inputs.
相关PDF资料
PDF描述
A2MXS-3436M ADM34S/AE34M/X
FCBP110LD1L05S KIT 5M LASERWIRE SFP+
AD9522-3/PCBZ BOARD EVAL FOR AD9522-3 CLK GEN
FCBP110LD1L03S KIT 3M LASERWIRE SFP+
VE-J4D-EZ-S CONVERTER MOD DC/DC 85V 25W
相关代理商/技术参数
参数描述
ADCLK948 制造商:AD 制造商全称:Analog Devices 功能描述:Two Selectable Inputs, 8 LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK948/PCBZ 功能描述:BOARD EVALUATION FOR ADCLK948 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:SIGe 标准包装:1 系列:PSoC® 主要目的:电源管理,热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板,CD,电源
ADCLK948BCPZ 功能描述:IC CLOCK BUFFER MUX 2:8 32-LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器,驱动器 系列:SIGe 产品培训模块:High Bandwidth Product Overview 标准包装:1,000 系列:Precision Edge® 类型:扇出缓冲器(分配) 电路数:1 比率 - 输入:输出:1:4 差分 - 输入:输出:是/是 输入:CML,LVDS,LVPECL 输出:CML 频率 - 最大:2.5GHz 电源电压:2.375 V ~ 2.625 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘,16-MLF? 供应商设备封装:16-MLF?(3x3) 包装:带卷 (TR)
ADCLK948BCPZ 制造商:Analog Devices 功能描述:CLOCK FANOUT BUFFER, 4.8GHZ, LFCSP-32
ADCLK948BCPZ-REEL7 功能描述:IC CLOCK BUFFER MUX 2:8 32-LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器,驱动器 系列:SIGe 标准包装:74 系列:- 类型:扇出缓冲器(分配) 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 输入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 输出:HCSL,LVDS 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN(5x5) 包装:管件