参数资料
型号: ADCMP562BRQ
厂商: Analog Devices Inc
文件页数: 2/16页
文件大小: 0K
描述: IC COMPARATOR PECL DUAL 20QSOP
标准包装: 56
类型: 带锁销
元件数: 2
输出类型: 补充型,差分,开路发射极,PECL
电压 - 电源,单路/双路(±): ±4.75 V ~ 5.25 V
电压 - 输入偏移(最小值): 2mV @ -5.2V,5V
电流 - 输入偏压(最小值): 3µA @ -5.2V,5V
电流 - 输出(标准): 30mA
电流 - 静态(最大值): 5mA,28mA,13mA
CMRR, PSRR(标准): 80dB CMRR,85dB PSRR
传输延迟(最大): 0.83ns
磁滞: ±1mV
工作温度: -40°C ~ 85°C
封装/外壳: 20-SSOP(0.154",3.90mm 宽)
安装类型: 表面贴装
包装: 管件
配用: EVAL-ADCMP562BRQZ-ND - BOARD EVALUATION ADCMP562BRQZ
ADCMP561/ADCMP562
Rev. A | Page 10 of 16
TIMING INFORMATION
50%
VREF ± VOS
50%
DIFFERENTIAL
INPUT VOLTAGE
LATCH ENABLE
Q OUTPUT
LATCH ENABLE
tH
tPDL
tPDH
tPLOH
tPLOL
tR
tF
VIN
VOD
tS
tPL
04687-0-004
Figure 18. System Timing Diagram
Figure 18 shows the compare and latch features of the ADCMP561/ADCMP562. Table 4 describes the terms in the diagram.
Table 4. Timing Descriptions
Symbol
Timing
Description
tPDH
Input to Output High Delay
Propagation delay measured from the time the input signal crosses the reference (± the
input offset voltage) to the 50% point of an output low-to-high transition.
tPDL
Input to Output Low Delay
Propagation delay measured from the time the input signal crosses the reference (± the
input offset voltage) to the 50% point of an output high-to-low transition.
tPLOH
Latch Enable to Output High Delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output low-to-high transition.
tPLOL
Latch Enable to Output Low Delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output high-to-low transition.
tH
Minimum Hold Time
Minimum time after the negative transition of the latch enable signal that the input signal
must remain unchanged to be acquired and held at the outputs.
tPL
Minimum Latch Enable Pulse Width
Minimum time the latch enable signal must be high to acquire an input signal change.
tS
Minimum Setup Time
Minimum time before the negative transition of the latch enable signal that an input
signal change must be present to be acquired and held at the outputs.
tR
Output Rise Time
Amount of time required to transition from a low to a high output as measured at the
20% and 80% points.
tF
Output Fall Time
Amount of time required to transition from a high to a low output as measured at the
20% and 80% points.
VOD
Voltage Overdrive
Difference between the differential input and reference input voltages.
相关PDF资料
PDF描述
ADCMP551BRQ IC COMPARATOR PECL/LVPECL 16QSOP
AD790JR-REEL IC COMPARATOR PREC W/LATCH 8SOIC
LT1016IS8 IC COMPARATOR 10NS HI-SPD 8-SOIC
LT1721IGN#TR IC COMP QUAD R-R 4.5NS 16SSOP
LT1721IGN IC COMP R-RINOUT QUAD 16-SSOP
相关代理商/技术参数
参数描述
ADCMP562BRQZ 功能描述:IC COMPARATOR PECL DUAL 20-QSOP RoHS:是 类别:集成电路 (IC) >> 线性 - 比较器 系列:- 标准包装:1 系列:- 类型:通用 元件数:1 输出类型:CMOS,开路集电极,TTL 电压 - 电源,单路/双路(±):2.7 V ~ 5.5 V 电压 - 输入偏移(最小值):7mV @ 5V 电流 - 输入偏压(最小值):0.25µA @ 5V 电流 - 输出(标准):84mA @ 5V 电流 - 静态(最大值):120µA CMRR, PSRR(标准):- 传输延迟(最大):600ns 磁滞:- 工作温度:-40°C ~ 85°C 封装/外壳:SC-74A,SOT-753 安装类型:表面贴装 包装:剪切带 (CT) 产品目录页面:1268 (CN2011-ZH PDF) 其它名称:*LMV331M5*LMV331M5/NOPBLMV331M5CT
ADCMP562BRQZ-RL7 功能描述:IC COMPARATOR PECL DUAL 20QSOP RoHS:是 类别:集成电路 (IC) >> 线性 - 比较器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:通用 元件数:1 输出类型:CMOS,推挽式,满摆幅,TTL 电压 - 电源,单路/双路(±):2.5 V ~ 5.5 V,±1.25 V ~ 2.75 V 电压 - 输入偏移(最小值):5mV @ 5.5V 电流 - 输入偏压(最小值):1pA @ 5.5V 电流 - 输出(标准):- 电流 - 静态(最大值):24µA CMRR, PSRR(标准):80dB CMRR,80dB PSRR 传输延迟(最大):450ns 磁滞:±3mV 工作温度:-40°C ~ 85°C 封装/外壳:6-WFBGA,CSPBGA 安装类型:表面贴装 包装:管件 其它名称:Q3554586
ADCMP563 制造商:AD 制造商全称:Analog Devices 功能描述:Dual High Speed ECL Comparators
ADCMP563_05 制造商:AD 制造商全称:Analog Devices 功能描述:Dual, High Speed ECL Comparators
ADCMP563BCP-R2 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: