参数资料
型号: ADCMP582BCPZ-WP
厂商: Analog Devices Inc
文件页数: 5/16页
文件大小: 0K
描述: IC COMPARATOR PECL UFAST 16LFCSP
标准包装: 50
类型: 带锁销
元件数: 1
输出类型: 补充型,PECL
电压 - 电源,单路/双路(±): ±4.5 V ~ 5.5 V
电压 - 输入偏移(最小值): 10mV @ ±5V
电流 - 输入偏压(最小值): 30µA @ ±5V
电流 - 输出(标准): 44mA @ 5V
电流 - 静态(最大值): 8mA
CMRR, PSRR(标准): 60dB CMRR,75dB PSRR
传输延迟(最大): 0.18ns
磁滞: 1mV
工作温度: -40°C ~ 125°C
封装/外壳: 16-VFQFN 裸露焊盘,CSP
安装类型: 表面贴装
包装: 托盘 - 晶粒
配用: EVAL-ADCMP582BCPZ-ND - BOARD EVALUATION ADCMP582BCP
ADCMP580/ADCMP581/ADCMP582
Rev. A | Page 13 of 16
COMPARATOR HYSTERESIS
Adding hysteresis to a comparator is often desirable in a noisy
environment or when the differential inputs are very small or
slow moving. The transfer function for a comparator with
hysteresis is shown in Figure 28. If the input voltage approaches
the threshold from the negative direction, the comparator
switches from a low to a high when the input crosses +VH/2.
The new switching threshold becomes VH/2. The comparator
remains in the high state until the threshold VH/2 is crossed
from the positive direction. In this manner, noise centered on
0 V input does not cause the comparator to switch states unless
it exceeds the region bounded by ±VH/2.
The customary technique for introducing hysteresis into a
comparator uses positive feedback from the output back to
the input. A limitation of this approach is that the amount
of hysteresis varies with the output logic levels, resulting in
hysteresis that is not symmetric about the threshold. The
external feedback network can also introduce significant
parasitics that reduce high speed performance and can even
reduce overall stability in some cases.
OUTPUT
INPUT
0V
0
1
+VH
2
–VH
2
0
46
72
-02
8
Figure 28. Comparator Hysteresis Transfer Function
The ADCMP58x family of comparators offers a programmable
hysteresis feature that can significantly improve the accuracy
and stability of the desired hysteresis. By connecting an external
pull-down resistor from the HYS pin to VEE, a variable amount
of hysteresis can be applied. Leaving the HYS pin disconnected
disables the feature, and hysteresis is then less than 1 mV, as
specified. The maximum range of hysteresis that can be applied
by using this method is approximately ±70 mV.
Figure 29 illustrates the amount of applied hysteresis as a
function of the external resistor value. The advantage of
applying hysteresis in this manner is improved accuracy,
stability, and reduced component count. An external bypass
capacitor is not required on the HYS pin, and it would likely
degrade the jitter performance of the device.
The hysteresis pin can also be driven by a current source.
It is biased approximately 400 mV above VEE and has an
internal series resistance of approximately 600 Ω.
80
0
1
10k
RHYS CONTROL RESISTOR ()
C
O
M
P
A
R
A
T
O
R
H
YST
ER
ES
IS
(m
V)
70
60
50
40
30
20
10
100
1k
04
67
2-
0
29
Figure 29. Comparator Hysteresis vs. RHYS Control Resistor
MINIMUM INPUT SLEW RATE REQUIREMENT
As with many high speed comparators, a minimum slew rate
requirement must be met to ensure that the device does not
oscillate as the input signal crosses the threshold. This oscil-
lation is due in part to the high input bandwidth of the comparator
and the feedback parasitics inherent in the package. A
minimum slew rate of 50 V/μs should ensure clean output
transitions from the ADCMP58x family of comparators.
The slew rate may be too slow for other reasons. The extremely
high bandwidth of these devices means that broadband noise
can be a significant factor when input slew rates are low. There
is 120 μV of thermal noise generated over the bandwidth of the
comparator by the two 50 Ω terminations at room temperature.
With a slew rate of only 50 V/μs, the inputs are inside this noise
band for over 2 ps, rendering the comparator’s jitter performance of
200 fs irrelevant. Raising the slew rate of the input signal and/or
reducing the bandwidth over which that resistance is seen at the
input can greatly reduce jitter. Devices are not characterized this
way but simply bypassing a reference input close to the package
can reduce jitter 30% in low slew rate applications.
相关PDF资料
PDF描述
ADCMP572BCPZ-WP IC COMPARATOR CML 3.3-5V 16LFCSP
VE-J4V-MY-F4 CONVERTER MOD DC/DC 5.8V 50W
VI-JNW-MY-F2 CONVERTER MOD DC/DC 5.5V 50W
VE-2WN-MY-B1 CONVERTER MOD DC/DC 18.5V 50W
VE-2N4-CV-B1 CONVERTER MOD DC/DC 48V 150W
相关代理商/技术参数
参数描述
ADCMP600 制造商:Analog Devices 功能描述:- Tape and Reel
ADCMP600_11 制造商:AD 制造商全称:Analog Devices 功能描述:Rail-to-Rail, Very Fast, 2.5 V to 5.5 V
ADCMP600BKSZ-R2 功能描述:IC COMP TTL/CMOS 1CHAN SC70-5 RoHS:是 类别:集成电路 (IC) >> 线性 - 比较器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:通用 元件数:1 输出类型:CMOS,推挽式,满摆幅,TTL 电压 - 电源,单路/双路(±):2.5 V ~ 5.5 V,±1.25 V ~ 2.75 V 电压 - 输入偏移(最小值):5mV @ 5.5V 电流 - 输入偏压(最小值):1pA @ 5.5V 电流 - 输出(标准):- 电流 - 静态(最大值):24µA CMRR, PSRR(标准):80dB CMRR,80dB PSRR 传输延迟(最大):450ns 磁滞:±3mV 工作温度:-40°C ~ 85°C 封装/外壳:6-WFBGA,CSPBGA 安装类型:表面贴装 包装:管件 其它名称:Q3554586
ADCMP600BKSZ-REEL7 功能描述:IC COMP TTL/CMOS 1CHAN SC70-5 RoHS:是 类别:集成电路 (IC) >> 线性 - 比较器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:带电压基准 元件数:4 输出类型:开路漏极 电压 - 电源,单路/双路(±):2.5 V ~ 11 V,±1.25 V ~ 5.5 V 电压 - 输入偏移(最小值):10mV @ 5V 电流 - 输入偏压(最小值):- 电流 - 输出(标准):0.015mA @ 5V 电流 - 静态(最大值):8.5µA CMRR, PSRR(标准):80dB CMRR,80dB PSRR 传输延迟(最大):- 磁滞:- 工作温度:0°C ~ 70°C 封装/外壳:16-SOIC(0.154",3.90mm 宽) 安装类型:表面贴装 包装:管件 产品目录页面:1386 (CN2011-ZH PDF)
ADCMP600BKSZ-RL 功能描述:IC COMP TTL/CMOS 1CHAN SC70-5 RoHS:是 类别:集成电路 (IC) >> 线性 - 比较器 系列:- 标准包装:25 系列:- 类型:带电压基准 元件数:4 输出类型:CMOS,开路漏极,TTL 电压 - 电源,单路/双路(±):2 V ~ 11 V,±1 V ~ 5.5 V 电压 - 输入偏移(最小值):10mV @ 5V 电流 - 输入偏压(最小值):- 电流 - 输出(标准):0.015mA @ 5V 电流 - 静态(最大值):8.5µA CMRR, PSRR(标准):80dB CMRR,80dB PSRR 传输延迟(最大):12µs 磁滞:50mV 工作温度:0°C ~ 70°C 封装/外壳:16-DIP(0.300",7.62mm) 安装类型:通孔 包装:管件