- 您现在的位置：买卖IC网 > PDF目录20620 > ADE7754ARZRL (Analog Devices Inc)IC ENERGY METERING 3PHASE 24SOIC PDF资料下载
参数资料
| 型号： | ADE7754ARZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 30/44页 |
| 文件大小： | 0K |
| 描述： | IC ENERGY METERING 3PHASE 24SOIC |
| 标准包装： | 1 |
| 输入阻抗： | 370 千欧 |
| 测量误差： | 0.1% |
| 电压 - 高输入/输出： | 2.4V |
| 电压 - 低输入/输出： | 0.8V |
| 电流 - 电源： | 7mA |
| 电源电压： | 4.75 V ~ 5.25 V |
| 测量仪表类型： | 3 相 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 24-SOIC W |
| 包装： | 剪切带 (CT) |
| 配用： | EVAL-ADE7754EBZ-ND - BOARD EVALAUTION FOR ADE7754 |
| 其它名称： | ADE7754ARZRLCT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
ADE7754
INTERRUPTS
ADE7754 interrupts are managed through the interrupt status
register (STATUS[15:0], Address 10h) and the interrupt enable
register (IRQEN[15:0], Address 0Fh). When an interrupt event
occurs in the ADE7754, the corresponding flag in the interrupt
status register is set to Logic 1. See the Interrupt Status Register
section. If the enable bit for this interrupt in the interrupt enable
register is Logic 1, then the IRQ logic output goes active low.
The flag bits in the interrupt status register are set irrespective
of the state of the enable bits. In order to determine the source
of the interrupt, the system master (MCU) should perform a
read from the reset interrupt status register with reset. This is
achieved by carrying out a read from Address 11h. The IRQ
output goes logic high on completion of the interrupt status
register read command. See the Interrupt Timing section. When
carrying out a read with reset, the ADE7754 is designed to
ensure that no interrupt events are missed. If an interrupt event
occurs just as the interrupt status register is being read, the
event will not be lost and the IRQ logic output is guaranteed to
go high for the duration of the interrupt status register data
transfer before going logic low again to indicate the pending
interrupt.
Using Interrupts with an MCU
The timing diagram in Figure 47 illustrates a suggested imple-
mentation of ADE7754 interrupt management using an MCU.
At time t 1 , the IRQ line goes active low indicating that one or
more interrupt events have occurred. The IRQ logic output
should be tied to a negative edge triggered external interrupt on
the MCU. On detection of the negative edge, the MCU should
be configured to start executing its interrupt service routine
(ISR). On entering the ISR, all interrupts should be disabled
using the global interrupt enable bit. At this point the MCU
external interrupt flag can be cleared in order to capture inter-
rupt events that occur during the current ISR. When the MCU
interrupt flag is cleared, a read from the reset interrupt status
register with reset is carried out. This causes the IRQ line to be
reset logic high (t 2 ). See the Interrupt Timing section. The reset
interrupt status register contents are used to determine the
source of the interrupt(s) and therefore the appropriate action to
be taken. If a subsequent interrupt event occurs during the ISR
(t 3 ), that event will be recorded by the MCU external interrupt
flag being set again. On returning from the ISR, the global
interrupt enable bit will be cleared (same instruction cycle) and
the external interrupt flag will cause the MCU to jump to its
ISR once again. This will ensure that the MCU does not miss
any external interrupts.
Interrupt Timing
The Serial Interface section should be reviewed first before
reviewing interrupt timing. As previously described, when the
IRQ output goes low, the MCU ISR must read the interrupt
status register in order to determine the source of the interrupt.
When reading the interrupt status register contents, the IRQ
output is set high on the last falling edge of SCLK of the first
byte transfer (read interrupt status register command). The IRQ
output is held high until the last bit of the next 8-bit transfer is
shifted out (interrupt status register contents). See Figure 48. If
an interrupt is pending at this time, the IRQ output will go low
again. If no interrupt is pending, the IRQ output will remain high.
MCU
INT. FLAG SET
IRQ
t 1
t 2
t 3
PROGRAM
SEQUENCE
JUMP TO
ISR
GLOBAL
INTERRUPT
MASK
CLEAR MCU
INTERRUPT
FLAG
READ
STATUS WITH
RESET (11h)
ISR ACTION
(BASED ON STATUS CONTENTS)
ISR RETURN
GLOBAL INTERRUPT
MASK RESET
JUMP TO
ISR
Figure 47. Interrupt Management
CS
t 1
t 9
SCLK
DIN
0
0
0
1
0
0
0
1
t 11
t 12
DOUT
DB15
DB8
DB7
DB0
IRQ
READ STATUS REGISTER COMMAND
Figure 48. Interrupt Timing
–30 –
STATUS REGISTER CONTENTS
REV. 0
相关PDF资料 |
PDF描述 |
|---|---|
| R1S12-3.315/P | CONV DC/DC 1W 3.3VIN 15VOUT |
| EEM25DTMN-S189 | CONN EDGECARD 50POS R/A .156 SLD |
| V48C48H75BF2 | CONVERTER MOD DC/DC 48V 75W |
| EYM12DTMD-S189 | CONN EDGECARD 24POS R/A .156 SLD |
| V48C48H75BF | CONVERTER MOD DC/DC 48V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADE7755 | 制造商:AD 制造商全称:Analog Devices 功能描述:Energy Metering IC with Pulse Output |
| ADE7755AARSRL | 制造商:Analog Devices 功能描述:ENERGY METERING IC WITH P - Tape and Reel |
| ADE7755AN | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| ADE7755AN-REF | 制造商:AD 制造商全称:Analog Devices 功能描述:Energy Metering IC with Pulse Output |
| ADE7755ARS | 制造商:Analog Devices 功能描述:Energy Measurement 24-Pin SSOP 制造商:Rochester Electronics LLC 功能描述:ENERGY METERING IC WITH PULSE OUTPUT - Bulk 制造商:Analog Devices 功能描述:IC ENERGY METER 制造商:Maxim Integrated Products 功能描述:POWER METERING, 24 Pin, Plastic, SSOP |
发布紧急采购，3分钟左右您将得到回复。