- 您现在的位置：买卖IC网 > PDF目录20624 > ADE7953ACPZ-RL (Analog Devices Inc)IC ENERGY METERING 1PH 28LFCSP PDF资料下载
参数资料
| 型号： | ADE7953ACPZ-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 50/72页 |
| 文件大小： | 0K |
| 描述： | IC ENERGY METERING 1PH 28LFCSP |
| 标准包装： | 5,000 |
| 输入阻抗： | 660 千欧 |
| 测量误差： | 0.1% |
| 电压 - 高输入/输出： | 2.4V |
| 电压 - 低输入/输出： | 0.4V |
| 电流 - 电源： | 6.8mA |
| 电源电压： | 3 V ~ 3.6 V |
| 测量仪表类型： | 单相 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-WFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 28-LFCSP-WQ（5x5） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页当前第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
ADE7953
ADE7953 INTERRUPTS
The ADE7953 interrupts are separated into two groups. The
first group of interrupts is associated with the voltage channel
and Current Channel A. The second group of interrupts is
for a list of the interrupts.
All interrupts are disabled by default with the exception of the
RESET interrupt that is located within the group of primary
interrupts. This interrupt is enabled by default and signals the
end of a software or hardware reset. On power-up, this interrupt
is triggered to signal that the ADE7953 is ready to receive
communication from the microcontroller. This interrupt should
PRIMARY INTERRUPTS (VOLTAGE CHANNEL AND
CURRENT CHANNEL A)
The primary interrupts are events that occur on the voltage
channel and Current Channel A. These interrupts are handled
by a group of three registers: the enable register, IRQENA
(Address 0x22C and Address 0x32C), the status register,
IRQSTATA (Address 0x22D and Address 0x32D), and the
reset status register, RSTIRQSTATA (Address 0x22E and
Address 0x32E). The bits in these registers are described in
When an interrupt event occurs, the corresponding bit in the
IRQSTATA register is set to 1. If the enable bit for this interrupt,
located in the IRQENA register, is set to 1, the external IRQ pin
is pulled to Logic 0. The status bits located in the IRQSTATA
register are set when an interrupt event occurs, regardless of
whether the external interrupt is enabled.
All interrupts are latched and require servicing to clear. To
service the interrupt and return the IRQ pin to Logic 1, the
status bits must be cleared using the RSTIRQSTATA register
(Address 0x22E and Address 0x32E). The RSTIRQSTATA
Data Sheet
register, but when the RSTIRQSTATA register is accessed, a read-
with-reset command is executed, clearing the status bits. After
completion of a read from this register, all status bits are cleared
to 0 and the IRQ pin returns to Logic 1.
CURRENT CHANNEL B INTERRUPTS
The Current Channel B interrupts are events that occur on
Current Channel B. Like the primary group of interrupts,
Current Channel B interrupts are handled by a group of three
registers: the enable register, IRQENB (Address 0x22F and
Address 0x32F), the status register, IRQSTATB (Address 0x230
and Address 0x330), and the reset status register, RSTIRQSTATB
(Address 0x231 and Address 0x331). The bits in these registers
When an interrupt event occurs, the corresponding bit in
the IRQSTATB register is set to 1. The Current Channel B
interrupts do not have a dedicated output pin. This function
can be configured as an alternative output on Pin 1 (ZX),
Pin 21 (ZX_I), or Pin 20 (REVP) (see the Alternative Output
Functions section). If an output is enabled for interrupt events
on Current Channel B and the interrupt enable bit, located in
the IRQENB register, is set to 1, Pin 1, Pin 21, or Pin 20 is
pulled low if an interrupt event occurs on Current Channel B.
The status bits located in the IRQSTATB register are set when
an interrupt event occurs, regardless of whether an external
interrupt output is enabled.
All interrupts are latched and require servicing to clear. To
service the interrupt, the status bits must be cleared using the
RSTIRQSTATB register (Address 0x231 and Address 0x331).
The RSTIRQSTATB register contains the same interrupt status
bits as the IRQSTATB register, but when the RSTIRQSTATB
register is accessed, a read-with-reset command is executed,
clearing the status bits. After completion of a read from this
register, all status bits are cleared to 0 and the appropriate
output pin (if enabled) returns to Logic 1.
register contains the same interrupt status bits as the IRQSTATA
Rev. B | Page 50 of 72
相关PDF资料 |
PDF描述 |
|---|---|
| LT3694IUFD-1#TRPBF | IC REG TRPL BUCK/LINEAR 28QFN |
| 591D687X0004R2T20H | CAP TANT 680UF 4V 20% 2824 |
| LT3694IUFD#TRPBF | IC REG TRPL BUCK/LINEAR 28QFN |
| GMA50DTMZ-S664 | CONN EDGECARD 100PS R/A .125 SLD |
| LT3500HDD#TRPBF | IC REG DL BUCK/LINEAR 12-DFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADE7978ACPZ | 制造商:Analog Devices 功能描述: |
| ADE7978ACPZ-RL | 功能描述:3 Phase Meter IC 28-LFCSP-WQ (5x5) 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:在售 输入阻抗:280 千欧 测量误差:- 电压 - I/O 高:2.4V 电压 - I/O 低:0.8V 电流 - 电源:10.6mA 电压 - 电源:2.97 V ~ 3.63 V 表计类型:3 相 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-WFQFN 裸露焊盘，CSP 供应商器件封装:28-LFCSP-WQ（5x5） 标准包装:5,000 |
| ADE8052-DWDL1 | 制造商:AD 制造商全称:Analog Devices 功能描述:Single-Phase Energy Measurement IC with 8052 MCU, RTC, and LCD Driver |
| ADE8052-EMUL1 | 制造商:AD 制造商全称:Analog Devices 功能描述:Single-Phase Energy Measurement IC with 8052 MCU, RTC, and LCD Driver |
| ADE8052-PRG1 | 制造商:AD 制造商全称:Analog Devices 功能描述:Single-Phase Energy Measurement IC with 8052 MCU, RTC, and LCD Driver |
发布紧急采购，3分钟左右您将得到回复。