参数资料
型号: ADF4113HVBCPZ-RL7
厂商: Analog Devices Inc
文件页数: 8/20页
文件大小: 0K
描述: IC CHARGE PUMP HV SYNTH 20-LFCSP
标准包装: 1,500
类型: 时钟/频率合成器,RF
PLL:
输入: CMOS,TTL
输出: 时钟
电路数: 1
比率 - 输入:输出: 2:1
差分 - 输入:输出: 是/无
频率 - 最大: 4GHz
除法器/乘法器: 是/无
电源电压: 2.7 V ~ 5.5 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 20-VFQFN 裸露焊盘,CSP
供应商设备封装: 20-LFCSP-VQ
包装: 带卷 (TR)
配用: EVAL-ADF4113HVEB1Z-ND - BOARD EVALUATION FOR ADF4113HV
EVAL-ADF4113EBZ2-ND - BOARD EVAL FOR ADF4113 1750MHZ
EVAL-ADF4113EBZ1-ND - BOARD EVAL FOR ADF4113
EVAL-ADF411XEBZ1-ND - BOARD EVAL FOR ADF411X NO CHIP
ADF4113HV
Data Sheet
Rev. B | Page 16 of 20
ADSP-21xx Interface
Figure 25 shows the interface between the ADF4113HV and the
ADSP-21xx digital signal processor. The ADF4113HV needs a
24-bit serial word for each latch write. The easiest way to
accomplish this using the ADSP-21xx family is to use the auto
buffered transmit mode of operation with alternate framing.
This provides a means for transmitting an entire block of serial
data before an interrupt is generated.
SCLK
DT
I/O FLAGS
ADSP-21xx
CLK
DATA
LE
CE
MUXOUT
(LOCK DETECT)
ADF4113HV
TFS
06223-
025
Figure 25. ADSP-21xx to ADF4113HV Interface
Set up the word length for eight bits and use three memory
locations for each 24-bit word. To program each 24-bit latch,
store the three 8-bit bytes, enable the auto buffered mode, and
then write to the transmit register of the DSP. This last opera-
tion initiates the autobuffer transfer.
PCB DESIGN GUIDELINES FOR CHIP SCALE
PACKAGE
The lands on the chip scale package (CP-20-6) are rectangular.
The printed circuit board pad for these should be 0.1 mm
longer than the package land length, and 0.05 mm wider than
the package land width. The land should be centered on the pad
to ensure that the solder joint size is maximized.
The bottom of the chip scale package has a central thermal pad.
The thermal pad on the printed circuit board should be at least
as large as this exposed pad. On the printed circuit board, provide
a clearance of at least 0.25 mm between the thermal pad and the
inner edges of the pad pattern. This ensures that shorting is
avoided.
Thermal vias can be used on the printed circuit board thermal
pad to improve thermal performance of the package. If vias are
used, they should be incorporated in the thermal pad at a 1.2 mm
pitch grid. The via diameter should be between 0.3 mm and
0.33 mm, and the via barrel should be plated with 1 oz. copper
to plug the via.
The user should connect the printed circuit board thermal pad
to AGND.
相关PDF资料
PDF描述
VE-24N-IV CONVERTER MOD DC/DC 18.5V 150W
VI-27Y-MW-F4 CONVERTER MOD DC/DC 3.3V 66W
VI-BW3-MV-S CONVERTER MOD DC/DC 24V 150W
VE-24M-IV CONVERTER MOD DC/DC 10V 150W
SY58019UMI IC MUX 2:1 10.7BGPS DIFF 16-MLF
相关代理商/技术参数
参数描述
ADF4113HVBRUZ 功能描述:IC CHARGE PUMP HV SYNTH 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 频率合成器 PLL:是 输入:晶体 输出:时钟 电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:无/无 频率 - 最大:1GHz 除法器/乘法器:是/无 电源电压:4.5 V ~ 5.5 V 工作温度:-20°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-LSSOP(0.175",4.40mm 宽) 供应商设备封装:16-SSOP 包装:带卷 (TR) 其它名称:NJW1504V-TE1-NDNJW1504V-TE1TR
ADF4113HVBRUZ-RL 功能描述:IC CHARGE PUMP HV SYNTH 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML,PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘,16-MLF? 供应商设备封装:16-MLF?(3x3) 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND
ADF4113HVBRUZ-RL7 功能描述:IC CHARGE PUMP HV SYNTH 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML,PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘,16-MLF? 供应商设备封装:16-MLF?(3x3) 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND
ADF4113HVSD1Z 制造商:Analog Devices 功能描述:- Rail/Tube
ADF4116 制造商:AD 制造商全称:Analog Devices 功能描述:RF PLL Frequency Synthesizers