参数资料
| 型号： | ADF4117BRUZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 11/28页 |
| 文件大小： | 0K |
| 描述： | IC PLL RF FREQ SYNTHESZR 16TSSOP |
| 标准包装： | 96 |
| 类型： | 时钟/频率合成器，RF |
| PLL： | 是 |
| 输入： | CMOS，TTL |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:1 |
| 差分 - 输入:输出： | 是/无 |
| 频率 - 最大： | 1.2GHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 2.7 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-TSSOP |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
ADF4116/ADF4117/ADF4118
Rev. D | Page 19 of 28
FUNCTION LATCH
With C2 and C1 set to 1 and 0, respectively, the on-chip
function latch is programmed. Figure 33 shows the input data
format for programming the function latch.
COUNTER RESET
DB2 (F1) is the counter reset bit. When this bit is set to 1, the R
counter, A counter, and B counter are reset. For normal operation,
this bit should be set to 0. On power-up, the F1 bit needs to be
disabled, for the N counter to resume counting in “close”
alignment with the R counter. (The maximum error is one
prescaler cycle.)
POWER-DOWN
DB3 (PD1) and DB19 (PD2) on the ADF411x family provide
programmable power-down modes. They are enabled by the
CE pin.
When the CE pin is low, the device is immediately disabled
regardless of the states of PD2 and PD1.
In programmed asynchronous power-down, the device powers
down immediately after latching a 1 into the PD1 bit, with the
condition that PD2 is loaded with a 0.
In programmed synchronous power-down, the device power-
down is gated by the charge pump to prevent unwanted
frequency jumps. Once power-down is enabled by writing a 1
into the PD1 bit (on condition that a 1 is also loaded to PD2),
the device goes into power-down after the first successive
charge pump event.
When a power-down is activated (either synchronous or
asynchronous mode including CE pin-activated power-down),
the following events occur:
All active dc current paths are removed.
The R counter, N counter, and timeout counter are forced
to their load state conditions.
The charge pump is forced into three-state mode.
The digital clock detect circuitry is reset.
The RFIN input is debiased.
The oscillator input buffer circuitry is disabled.
The input register remains active and capable of loading
and latching data.
MUXOUT CONTROL
The on-chip multiplexer is controlled by DB6 (M3), DB5 (M2),
and DB4 (M1) on the ADF411x family. Figure 33 shows the
truth table.
PHASE DETECTOR POLARITY
DB7 (F2) of the function latch sets the phase detector polarity.
When the VCO characteristics are positive, DB7 should be set
to 1. When they are negative, it should be set to 0.
CHARGE PUMP THREE-STATE
The DB8 (F3) bit puts the charge pump into three-state mode
when programmed to 1. It should be set to 0 for normal operation.
FASTLOCK ENABLE BIT
DB9 (F4) of the function latch is the fastlock enable bit. Fastlock
is enabled only when DB9 is set to 1.
FASTLOCK MODE BIT
DB11 (F6) of the function latch is the fastlock mode bit. When
fastlock is enabled, this bit determines which fastlock mode is
used. If the fastlock mode bit is 0, Fastlock Mode 1 is selected; if
the fastlock mode bit is 1, Fastlock Mode 2 is selected.
If fastlock is not enabled (DB9 = 0), DB11 (ADF4116)
determines the state of the FLO output. FLO state is the same as
that programmed to DB11.
Fastlock Mode 1
In the ADF411x family, the output level of FLO is programmed
to a low state, and the charge pump current is switched to the
high value (1 mA). FLO is used to switch a resistor in the loop
filter and to ensure stability while in fastlock by altering the
loop bandwidth.
The device enters fastlock by having a 1 written to the CP Gain
bit in the N register. The device exits fastlock by having a 0
written to the CP Gain bit in the N register.
Fastlock Mode 2
In the ADF411x family, the output level of FLO is programmed
to a low state, and the charge pump current is switched to the
high value (1 mA). FLO is used to switch a resistor in the loop
filter and to ensure stability while in fastlock by altering the
loop bandwidth.
The device enters fastlock by having a 1 written to the CP gain
bit in the N register. The device exits fastlock under the control
of the timer counter. After the timeout period determined by
the value in TC4 to TC1, the CP Gain bit in the N register is
automatically reset to 0, and the device reverts to normal mode
instead of fastlock.
TIMER COUNTER CONTROL
In the ADF411x family, the user has the option of switching
between two charge pump current values to speed up locking to
a new frequency.
When using the fastlock feature with the ADF411x family, the
following should be noted:
The user must make sure that fastlock is enabled. Set DB9
to 1. The user must also choose which fastlock mode to use.
相关PDF资料 |
PDF描述 |
|---|---|
| X95840WV20IZ-2.7 | IC XDCP QUAD 256TAP 10K 20-TSSOP |
| ADG3241BKSZ-REEL | IC SW BUS 2.5-3.3V 1BIT SC70-6 |
| ADF4118BRUZ | IC PLL FREQ SYNTHESIZER 16-TSSOP |
| ADF4113BRUZ | IC SYNTH PLL RF 4.0GHZ 16-TSSOP |
| VI-BTW-MW-B1 | CONVERTER MOD DC/DC 5.5V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADF4117BRUZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:RF PLL Frequency Synthesizers |
| ADF4117BRUZ-RL | 功能描述:IC PLL RF FREQ SYNTHESZR 16TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML，PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND |
| ADF4117BRUZ-RL1 | 制造商:AD 制造商全称:Analog Devices 功能描述:RF PLL Frequency Synthesizers |
| ADF4117BRUZ-RL7 | 功能描述:IC PLL RF FREQ SYNTHESZR 16TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML，PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND |
| ADF4117BRUZ-RL71 | 制造商:AD 制造商全称:Analog Devices 功能描述:RF PLL Frequency Synthesizers |
发布紧急采购，3分钟左右您将得到回复。