参数资料
型号: ADF4156BRUZ-RL
厂商: Analog Devices Inc
文件页数: 23/24页
文件大小: 0K
描述: IC PLL FRAC-N FREQ SYNTH 16TSSOP
产品变化通告: Improve Phase Noise Performance
设计资源: Low-Noise Microwave fractional-N PLL using active loop filter and RF prescaler (CN0174)
标准包装: 2,500
类型: 分数 N 合成器(RF)
PLL:
输入: CMOS,TTL
输出: 时钟
电路数: 1
比率 - 输入:输出: 2:1
差分 - 输入:输出: 是/无
频率 - 最大: 6.2GHz
除法器/乘法器: 是/是
电源电压: 2.7 V ~ 3.3 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 16-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 16-TSSOP
包装: 带卷 (TR)
ADF4156
Data Sheet
Rev. E | Page 8 of 24
CIRCUIT DESCRIPTION
REFERENCE INPUT SECTION
The reference input stage is shown in Figure 11. While the
device is operating, SW1 and SW2 are usually closed switches
and SW3 is open. When a power-down is initiated, SW3 is
closed and SW1 and SW2 are opened. This ensures that the
REFIN pin is not loaded while the device is powered down.
BUFFER
TO R-COUNTER
REFIN
100k
NC
SW2
SW3
NO
NC
SW1
POWER-DOWN
CONTROL
05863-
005
Figure 11. Reference Input Stage
RF INPUT STAGE
The RF input stage is shown in Figure 12. It is followed by a
two-stage limiting amplifier to generate the current-mode logic
(CML) clock levels needed for the prescaler.
BIAS
GENERATOR
1.6V
AGND
AVDD
RFINB
RFINA
2k
2k
05863-
006
Figure 12. RF Input Stage
RF INT DIVIDER
The RF INT counter allows a division ratio in the PLL feedback
counter. Division ratios from 23 to 4095 are allowed.
INT, FRAC, MOD, AND R RELATIONSHIP
The INT, FRAC, and MOD values, in conjunction with the
R-counter, enable generating output frequencies that are spaced
by fractions of the phase frequency detector (PFD). See the RF
Synthesizer: A Worked Example section for more information.
The RF VCO frequency (RFOUT) equation is
RFOUT = FPFD × (INT + (FRAC/MOD))
(1)
where RFOUT is the output frequency of an external voltage-
controlled oscillator (VCO).
FPFD = REFIN × [(1 + D)/(R × (1 + T))]
(2)
where:
REFIN is the reference input frequency.
D is the REFIN doubler bit.
T is the REFIN divide-by-2 bit (0 or 1).
R is the preset divide ratio of the binary 5-bit programmable
reference counter (1 to 32).
INT is the preset divide ratio of the binary 12-bit counter
(23 to 4095).
MOD is the preset fractional modulus (2 to 4095).
FRAC is the numerator of the fractional division (0 to MOD 1).
THIRD-ORDER
FRACTIONAL
INTERPOLATOR
FRAC
VALUE
MOD
REG
INT
REG
RF N-DIVIDER
N = INT + FRAC/MOD
FROM RF
INPUT STAGE
TO PFD
N-COUNTER
05863-
007
Figure 13. RF INT Divider
RF R-COUNTER
The 5-bit RF R-counter allows the input reference frequency
(REFIN) to be divided down to produce the reference clock to
the PFD. Division ratios from 1 to 32 are allowed.
相关PDF资料
PDF描述
SY100S838ZG TR IC CLOCK GEN 3.3V/5V 20-SOIC
VI-24K-IV CONVERTER MOD DC/DC 40V 150W
X9317TS8-2.7T1 IC XDCP 100TAP 100K 3WIRE 8-SOIC
ADF4156BCPZ-RL IC PLL FRAC-N FREQ SYNTH 20LFCSP
VI-24F-IV CONVERTER MOD DC/DC 72V 150W
相关代理商/技术参数
参数描述
ADF4156BRUZ-RL7 功能描述:IC PLL FRAC-N FREQ SYNTH 16TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML,PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘,16-MLF? 供应商设备封装:16-MLF?(3x3) 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND
ADF4156SP1BRUZ 制造商:Analog Devices 功能描述:
ADF4157 制造商:AD 制造商全称:Analog Devices 功能描述:High Resolution 6 GHz Fractional-N Frequency Synthesizer
ADF4157BCPZ 功能描述:IC PLL FREQ SYNTH 6GHZ 20LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML,PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘,16-MLF? 供应商设备封装:16-MLF?(3x3) 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND
ADF4157BCPZ1 制造商:AD 制造商全称:Analog Devices 功能描述:High Resolution 6 GHz Fractional-N Frequency Synthesizer