- 您现在的位置：买卖IC网 > PDF目录9112 > ADF4208BRUZ-RL (Analog Devices Inc)IC PLL FREQ SYNTHESIZER 20TSSOP PDF资料下载
参数资料
| 型号： | ADF4208BRUZ-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 19/24页 |
| 文件大小： | 0K |
| 描述： | IC PLL FREQ SYNTHESIZER 20TSSOP |
| 标准包装： | 2,500 |
| 类型： | 时钟/频率合成器，RF |
| PLL： | 是 |
| 输入： | CMOS，TTL |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 3:1 |
| 差分 - 输入:输出： | 是/无 |
| 频率 - 最大： | 2GHz |
| 除法器/乘法器： | 无/无 |
| 电源电压： | 2.7 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 带卷 (TR) |
ADF4206/ADF4208
Rev. A | Page 4 of 24
Parameter
B Version1
B Chips2
Unit
Test Conditions/Comments
POWER SUPPLIES
VDD1
2.7/5.5
V min/V max
VDD2
VDD1
VP
VDD1/6.0
V min/V max
VDD1, VDD2 ≤ VP1, VP2 ≤ 6.0 V
ADF4206
14
mA max
9.5 mA typical at VDD = 3 V, TA = 25°C
ADF4208
21
mA max
14 mA typical at VDD = 3 V, TA = 25°C
IDD1
ADF4206
8
mA max
5.5 mA typical at VDD = 3 V, TA = 25°C
ADF4208
14
mA max
9 mA typical at VDD = 3 V, TA = 25°C
IDD2
ADF4206
7.5
mA max
5 mA typical at VDD = 3 V, TA = 25°C
ADF4208
9
mA max
5.5 mA typical at VDD = 3 V, TA = 25°C
IP (IP1 + IP2)
1
mA max
TA = 25°C
Low Power Sleep Mode
0.5
μA typ
NOISE CHARACTERISTICS
Normalized Phase Noise Floor
(RF1)7
ADF4206
213
dBc/Hz typ
ADF4208
217
dBc/Hz typ
Phase Noise Performance8
@ VCO output
ADF4206 (RF1, RF2)
92
dBc/Hz typ
@ 540 MHz output, 200 kHz at PFD
ADF4208 (RF1)
85
dBc/Hz typ
@ 1750 MHz output, 200 kHz at PFD
ADF4208 (RF1)
91
dBc/Hz typ
@ 900 MHz output, 200 kHz at PFD
Spurious Signals
RF1, RF2 (20 kHz Loop B/W)
80/84
dB typ
@ 200 kHz/400 kHz offsets and
200 kHz PFD
1 Operating temperature range for B version: 40°C to +85°C.
2 The B chip specifications are given as typical values.
3 This is the maximum operating frequency of the CMOS counters. The prescaler value should be chosen to ensure that the RF input is divided down to a frequency that
is less than this value.
4 AC coupling ensures AVDD/2 bias. VDD1 = VDD2 = 3 V; For VDD1 = VDD2 = 5 V, use CMOS-compatible levels.
5 Guaranteed by design. Sample tested to ensure compliance.
6 Typical values apply for VDD = 3 V; P = 32; RF1IN1/RF2IN2 for ADF4206 = 540 MHz; RF1IN1/RF2IN2 for ADF4208 = 900 MHz.
7 The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20 log N (where N is the N divider
value) and 10 log FPFD. PNSYNTH = PNTOT 10 log FPFD 20 log N.
8 The phase noise is measured at 1 kHz, unless otherwise noted. The phase noise is measured with the EVAL-ADF4206EB or the EVAL-ADF4208EB evaluation board and
the HP8562E spectrum analyzer. The spectrum analyzer provides the REFIN for the synthesizer (fREFOUT = 10 MHz @ 0 dBm).
相关PDF资料 |
PDF描述 |
|---|---|
| ADF4001BCPZ-RL7 | IC CLOCK GEN PLL 200MHZ 20LFCSP |
| VI-B1K-MV-S | CONVERTER MOD DC/DC 40V 150W |
| ADF4001BRUZ-R7 | IC CLOCK GEN PLL 200MHZ 16TSSOP |
| VI-21K-MW-S | CONVERTER MOD DC/DC 40V 100W |
| VE-25T-IV | CONVERTER MOD DC/DC 6.5V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADF4210 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual RF/IF PLL Frequency Synthesizers |
| ADF4210BCP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADF4210BRU | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| ADF4211 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual RF/IF PLL Frequency Synthesizers |
| ADF4211BCP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。