参数资料
型号: ADF4252BCPZ-R7
厂商: Analog Devices Inc
文件页数: 4/28页
文件大小: 0K
描述: IC PLL FREQ SYNTHESIZER 24LFCSP
标准包装: 1,500
类型: 时钟/频率合成器(RF/IF),分数-N,整数-N,
PLL:
输入: CMOS,TTL
输出: 时钟
电路数: 1
比率 - 输入:输出: 3:2
差分 - 输入:输出: 是/无
频率 - 最大: 3GHz
除法器/乘法器: 是/无
电源电压: 2.7 V ~ 3.3 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 24-VFQFN 裸露焊盘,CSP
供应商设备封装: 24-LFCSP-VQ(4x4)
包装: 带卷 (TR)
配用: EVAL-ADF4252EBZ2-ND - BOARD EVAL ADF4252 NO VCO/FILTER
REV. B
–12–
ADF4252
Phase Frequency Detector (PFD) and Charge Pump
The PFD takes inputs from the R counter and N counter and
produces an output proportional to the phase and frequency
difference between them. Figure 6 is a simplified schematic. The
antibacklash pulse. This pulse ensures that there is no dead zone
in the PFD transfer function and minimizes phase noise and
reference spurs.
+IN
D1
Q1
CLR1
U1
U3
DELAY
ELEMENT
HI
UP
D2
Q2
CLR2
U2
HI
DOWN
CHARGE
PUMP
CP
–IN
Figure 6. PFD Simplified Schematic
MUXOUT and Lock Detect
The output multiplexer on the ADF4252 allows the user to
access various internal points on the chip. The state of MUXOUT
is controlled by M4, M3, M2, and M1 in the master register.
Table I shows the full truth table. Figure 7 shows the MUXOUT
section in block diagram format.
LOGIC LOW
IF ANALOG LOCK DETECT
IF R DIVIDER OUTPUT
IF N DIVIDER OUTPUT
RF ANALOG LOCK DETECT
IF/RF ANALOG LOCK DETECT
IF DIGITAL LOCK DETECT
LOGIC HIGH
RF R DIVIDER OUTPUT
RF N DIVIDER OUTPUT
THREE STATE OUTPUT
RF DIGITAL LOCK DETECT
RF/IF DIGITAL LOCK DETECT
LOGIC HIGH
LOGIC LOW
MUX
CONTROL
MUXOUT
DVDD
DGND
Figure 7. MUXOUT Circuit
Lock Detect
MUXOUT can be programmed for two types of lock detect: digital
and analog. Digital is active high. The N-channel open-drain
analog lock detect should be operated with an external pull-up
resistor of 10 k
nominal. When lock has been detected, this
output will be high with narrow low going pulses.
Input Shift Register
Data is clocked in on each rising edge of CLK. The data is
clocked in MSB first. Data is transferred from the input register
to one of seven latches on the rising edge of LE. The destination
latch is determined by the state of the three control bits (C2, C1,
and C0) in the shift register. These are the three LSBs: DB2,
DB1, and DB0, as shown in Figure 1. The truth table for these
bits is shown in Table I. Table II summarizes how the registers
are programmed.
Table I. Control Bit Truth Table
C2
C1
C0
Data Latch
000
RF N Divider Reg
001
RF R Divider Reg
010
RF Control Reg
011
Master Reg
100
IF N Divider Reg
101
IF R Divider Reg
110
IF Control Reg
相关PDF资料
PDF描述
ADF4350BCPZ-RL IC SYNTH PLL VCO FN/IN 32LFCSP
ADF4351BCPZ IC SYNTH PLL VCO 32LFCSP
ADF4360-0BCPZRL7 IC SYNTHESIZER VCO 24LFCSP
ADF4360-1BCPZRL7 IC SYNTHESIZER VCO 24LFCSP
ADF4360-2BCPZRL7 IC SYNTHESIZER VCO 24LFCSP
相关代理商/技术参数
参数描述
ADF4252BCPZ-RL 功能描述:IC PLL FREQ SYNTHESIZER 24LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML,PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘,16-MLF? 供应商设备封装:16-MLF?(3x3) 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND
ADF4350 制造商:AD 制造商全称:Analog Devices 功能描述:Wideband Synthesizer with Integrated VCO
ADF4350ABCPZ 制造商:Analog Devices 功能描述:F-N WITH HIGH PERFORMANCE INTEGRATED VCO - Trays
ADF4350ABCPZ-RL7 制造商:Analog Devices 功能描述:F-N WITH HIGH PERFORMANCE INTE 制造商:Analog Devices 功能描述:F-N WITH HIGH PERFORMANCE INTEGRATED VCO - Tape and Reel
ADF4350BCPZ 功能描述:IC SYNTH PLL VCO FN/IN 32LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML,PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘,16-MLF? 供应商设备封装:16-MLF?(3x3) 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND