参数资料
| 型号： | ADF4360-2BCPZRL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/24页 |
| 文件大小： | 0K |
| 描述： | IC SYNTHESIZER VCO 24LFCSP |
| 标准包装： | 1,500 |
| 类型： | 扇出配送，整数-N，合成器（RF） |
| PLL： | 是 |
| 输入： | CMOS，TTL |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:2 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 2.17GHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 24-LFCSP-VQ（4x4） |
| 包装： | 带卷 (TR) |
| 配用： | EVAL-ADF4360-2EBZ1-ND - BOARD EVALUATION FOR ADF4360-2 |
Data Sheet
ADF4360-2
Rev. C | Page 17 of 24
Hardware Power-Up/Power-Down
If the ADF4360-2 is powered down via the hardware (using the
CE pin) and powered up again without any change to the N
counter register during power-down, the part locks at the
correct frequency because it is already in the correct frequency
band. The lock time depends on the value of capacitance on the
CN pin, which is <5 ms for 10 F capacitance. The smaller
capacitance of 440 nF on this pin enables lock times of <600 s.
The N counter value cannot be changed while it is in power-
down because it may not lock to the correct frequency on
power-up. If it is updated, the correct programming sequence
for the part after power-up is to the R counter latch, followed by
the control latch, and finally the N counter latch, with the
required interval between the control latch and N counter latch,
as described in the Initial Power-Up section.
Software Power-Up/Power-Down
If the ADF4360-2 is powered down via the software (using the
control latch) and powered up again without any change to the
N counter latch during power-down, the part locks at the
correct frequency because it is already in the correct frequency
band. The lock time depends on the value of capacitance on the
CN pin, which is <5 ms for 10 F capacitance. The smaller
capacitance of 440 nF on this pin enables lock times of <600 s.
The N counter value cannot be changed while the part is in
power-down because it may not lock to the correct frequency
on power-up. If it is updated, the correct programming
sequence for the parts after power-up is to the R counter latch,
followed by the control latch, and finally the N counter latch,
with the required interval between the control latch and N
counter latch, as described in the Initial Power-Up section.
相关PDF资料 |
PDF描述 |
|---|---|
| ADF4360-3BCPZRL7 | IC SYNTHESIZER VCO 24LFCSP |
| ADF4360-4BCPZRL7 | IC SYNTHESIZER VCO 24LFCSP |
| ADF4360-5BCPZRL7 | IC SYNTHESIZER VCO 24LFCSP |
| ADF4360-6BCPZRL7 | IC SYNTHESIZER VCO 24LFCSP |
| ADF4360-7BCPZRL7 | IC SYNTHESIZER VCO 24LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADF4360-3 | 制造商:AD 制造商全称:Analog Devices 功能描述:Integrated Synthesizer and VCO |
| ADF4360-3BCP | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 24-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:INT. SYNTHESIZER & VCO - 1600 - 1950 MHZ - Bulk 制造商:Analog Devices 功能描述:IC SYNTHESIZER PLL |
| ADF4360-3BCPRL | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 24-Pin LFCSP EP T/R |
| ADF4360-3BCPRL7 | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 24-Pin LFCSP EP T/R |
| ADF4360-3BCPU1 | 制造商:Analog Devices 功能描述:PLL FREQ SYNTHESIZER SGL 24LFCSP EP - Bulk |
发布紧急采购，3分钟左右您将得到回复。