- 您现在的位置：买卖IC网 > PDF目录298814 > ADF7011BRUZ-REEL (ANALOG DEVICES INC) SPECIALTY TELECOM CIRCUIT, PDSO24 PDF资料下载
参数资料
| 型号： | ADF7011BRUZ-REEL |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 通信及网络 |
| 英文描述： | SPECIALTY TELECOM CIRCUIT, PDSO24 |
| 封装： | MO-153AD, TSSOP-24 |
| 文件页数： | 11/24页 |
| 文件大小： | 567K |
| 代理商： | ADF7011BRUZ-REEL |
REV. 0
ADF7011
–19–
MODULATION SCHEMES
Frequency Shift Keying (FSK)
Frequency shift keying is implemented by setting the N value
for the center frequency and then toggling this with the TxDATA
line. The deviation from the center frequency is set using Bits
D1–D7 in the modulation register. The deviation from the
center frequency in Hz is
FSK
Hz
PFD Frequency
Modulation Number
DEVIATION
() =
×
2
12
The modulation number is a number from 1 to 127 (Bits D1–
D7 in modulation register). FSK is selected by setting Bits S1
and S2 to zero in the modulation register.
R
PFD/
CHARGE
PUMP
INTEGER-N
FRACTIONAL-N
THIRD ORDER
-
MODULATOR
–FDEV
+FDEV
TxDATA
FSK DEVIATION
FREQUENCY
INTERNAL VCO USING
SPIRAL INDUCTORS
GAIN 70 MHz/V–90 MHz/V
PA STAGE
CHEAP AT CRYSTAL
VCO
Figure 13. FSK Implementation
Gaussian Frequency Shift Keying (GFSK)
Gaussian frequency shift keying reduces the bandwidth occupied
by the transmitted spectrum by digitally prefiltering the TxDATA.
A TxCLK output line is provided from the ADF7011 for syn-
chronization of TxDATA from the microcontroller. The TxCLK
line may be connected to the clock input of an external shift
register that clocks data to the transmitter at exact data rate.
SHIFT
REGISTER
ADF7011
DATA FROM
MICROCONTROLLER
TxDATA
TxCLK
ANTENNA
Figure 14. TxCLK Pin Synchronizing Data for GFSK
Setting Up the ADF7011 for GFSK
To set up the frequency deviation, set the PFD and the mod
control Bits MC1 to MC3.
GFSK
Hz
PFD Frequency
DEVIATION
m
() =
× 2
2
12
where m is mod control (Bits MC1 to MC3 in the modulation
register).
To set up the GFSK data rate
Data Rate bits s
PFD Frequency
Divider Factor
Index Counter
/
() =
×
Amplitude Shift Keying (ASK)
Amplitude shift keying is implemented by switching the output
stage between two discrete power levels. This is implemented by
toggling the DAC, which controls the output level between two
7-bit values set up in the modulation register. A zero TxDATA
bit sends Bits D1–D7 to the DAC. A high TxDATA bit sends
Bits P1–P7 to the DAC. A maximum modulation depth of 30 dB
is possible. ASK is selected by setting Bit S2 = 1 and Bit S1 = 0.
On-Off Keying (OOK)
On-off keying is implemented by switching the output stage to a
certain power level for a high TxDATA bit and switching the
output stage off for a zero. Due to feedthrough effects, a maximum
modulation depth of 33 dB is specified. For OOK, the transmitted
power for a high input is programmed using Bits P1–P7 in the
modulation register. OOK is selected by setting Bits S1 and S2
to 1 in the modulation register.
CHOOSING CHANNELS FOR BEST SYSTEM
PERFORMANCE
The fractional-N PLL allows the selection of any channel within
868 MHz to 870 MHz to a resolution of <l00 Hz, as well as
facilitating frequency hopping systems.
Careful selection of the RF transmit channels must be made to
achieve best spurious performance. The architecture of frac-
tional-N results in some level of the nearest integer channel
moving through the loop to the RF output. These “beat-note”
spurs are not attenuated by the loop if the desired RF channel
and the nearest integer channel are separated by a frequency of
less than the loop BW.
The occurrence of beat-note spurs is rare, as the integer frequen-
cies are at multiples of the reference, which is typically >4 MHz.
The beat-note spurs can be significantly reduced in amplitude
by avoiding very small or very large values in the fractional
register. By having a channel 1 MHz away from an integer fre-
quency, a 100 kHz loop filter will reduce the level to < –45 dBc.
When using an external VCO, the Fast Lock (bleed) function will
reduce the spurs to < –60 dBc for the same conditions above.
相关PDF资料 |
PDF描述 |
|---|---|
| ADG508FBRNZ-REEL7 | 8-CHANNEL, SGL ENDED MULTIPLEXER, PDSO16 |
| ADG5408BRUZ | 8-CHANNEL, SGL ENDED MULTIPLEXER, PDSO16 |
| ADG751ARM-REEL | 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO8 |
| ADG751BRM-REEL | 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO8 |
| ADL5534ACPZ-R2 | 20 MHz - 500 MHz RF/MICROWAVE WIDE BAND MEDIUM POWER AMPLIFIER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADF7011BRUZ-RL | 功能描述:IC XMITTER ASK/FSK/GFSK 24TSSOP RoHS:是 类别:RF/IF 和 RFID >> RF 发射器 系列:- 标准包装:4,000 系列:- 频率:310MHz ~ 440MHz 应用:- 调制或协议:UHF，ASK 数据传输率 - 最大:20 kBaud 功率 - 输出:1dBm ~ 5dBm 电流 - 传输:10mA 数据接口:PCB，表面贴装 天线连接器:PCB，表面贴装 存储容量:- 特点:- 电源电压:2.2 V ~ 4 V 工作温度:-40°C ~ 85°C 封装/外壳:16-LSSOP（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ADF7011BRUZ-RL7 | 功能描述:IC XMITTER ASK/FSK/GFSK 24TSSOP RoHS:是 类别:RF/IF 和 RFID >> RF 发射器 系列:- 标准包装:4,000 系列:- 频率:310MHz ~ 440MHz 应用:- 调制或协议:UHF，ASK 数据传输率 - 最大:20 kBaud 功率 - 输出:1dBm ~ 5dBm 电流 - 传输:10mA 数据接口:PCB，表面贴装 天线连接器:PCB，表面贴装 存储容量:- 特点:- 电源电压:2.2 V ~ 4 V 工作温度:-40°C ~ 85°C 封装/外壳:16-LSSOP（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ADF7012 | 制造商:AD 制造商全称:Analog Devices 功能描述:Multichannel ISM Band FSK/GFSK/OOK/GOOK/ASK Transmitter |
| ADF7012BRU | 制造商:Analog Devices 功能描述:RF Transmitter ASK/FSK 2.5V/3.3V 24-Pin TSSOP 制造商:Analog Devices 功能描述:IC TRANSMITTER UHF |
| ADF7012BRU-REEL | 功能描述:IC XMITTER ASK/FSK/GFSK 24TSSOP RoHS:否 类别:RF/IF 和 RFID >> RF 发射器 系列:- 标准包装:4,000 系列:- 频率:310MHz ~ 440MHz 应用:- 调制或协议:UHF，ASK 数据传输率 - 最大:20 kBaud 功率 - 输出:1dBm ~ 5dBm 电流 - 传输:10mA 数据接口:PCB，表面贴装 天线连接器:PCB，表面贴装 存储容量:- 特点:- 电源电压:2.2 V ~ 4 V 工作温度:-40°C ~ 85°C 封装/外壳:16-LSSOP（0.154"，3.90mm 宽） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。