- 您现在的位置：买卖IC网 > PDF目录15310 > ADM1060ARU-REEL7 (Analog Devices Inc)IC SUPERVISOR/SEQUENCER 28TSSOP PDF资料下载
参数资料
| 型号： | ADM1060ARU-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 23/52页 |
| 文件大小： | 0K |
| 描述： | IC SUPERVISOR/SEQUENCER 28TSSOP |
| 标准包装： | 1,000 |
| 系列： | Super Sequencer® |
| 类型： | 序列发生器 |
| 监视电压数目： | 7 |
| 输出： | 可编程 |
| 电压 - 阀值： | 可调节/可选择 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 28-TSSOP |
| 包装： | 带卷 (TR) |
| 配用： | EVAL-ADM1060EBZ-ND - BOARD EVALUATION ADM1060 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
ADM1060
The control bits for these macrocells are stored locally in latches
that are loaded at power-up. These latches can also be updated
via the serial interface. The registers containing the macrocell
control bits and the function of each bit are defined in the tables
that follow.
register/bits that need to be set in order to condition the 21
inputs correctly. The diagram only shows function A of Pro-
grammable Logic Block 1 (PLB1), but all functions are
programmed in the same way.
For example, if the user wishes to assert PLBOUT 200 ms after
all of the supplies are in spec (PLBOUT may be used to drive
the enable pin of an LDO), the supply fault detectors VBn, VH,
and VPn are required to control the function. The function is
programmed as follows:
Table 28. Programmable Logic Block Array (PLBA) Registers
Hex
Default Power-
1.
2.
3.
4.
The IGNORE bit of all the other inputs (GPIs, PDBs, WDI)
in the relevant P1xxxIMK registers is set to 1. Thus, regard-
less of its status, the input to the function AND gate for
these inputs will be 1.
Since the SFDs assert a 1 under a fault condition and a 0
when the supplies are in tolerance, the SFD outputs need to
be inverted before being applied to the function. Thus the
relevant bit in the P1SFDPOL register is set (see Table 38).
The function is enabled ( B it 1 of R egister P1EN—see
A rise time of 200 ms is programmed (register
P1PDBTIM—see register map for details).
Address
00
Table
Name
P1PLBPOLA
On Value
0x00
Description
Polarity sense for all eight other PLB outputs when used as inputs to the
A function of PLB1
01
P1PLBIMKA
0x00
Ignore mask for all eight other PLB outputs when used as inputs to the A
function of PLB1
02
P1SFDPOLA
0x00
Polarity sense for all seven SFD inputs (VH, two VBs, four VPs) to the A
function of PLB1
03
P1SFDIMKA
0x00
Ignore mask for all seven SFD inputs (VH, two VBs, four VPs) to the A
function of PLB1
04
P1GPIPOL
0x00
Polarity sense and ignore mask bits for all four GPIs when used as inputs
to the A function of PLB1
05
P1GPIIMK
0x00
Polarity sense and ignore mask bits for all four GPIs when used as inputs
to the B function of PLB1
06
P1WDICFG
0x00
Polarity sense and ignore mask bits for the pulsed and latched outputs of
the watchdog detector when used as inputs to both A and B functions of
PLB1
07
08
PS1EN
P1PLBPOLB
0x00
0x00
Enable bits for A and B functions of PLB1, polarity bit for PLB1 output
Polarity sense for all eight other PLB outputs when used as inputs to the
B function of PLB1
09
P1PLBIMKB
0x00
Ignore mask for all eight other PLB outputs when used as inputs to the B
function of PLB1
0A
P1SFDPOLB
0x00
Polarity sense for all seven SFD inputs (VH, two VBs, four VPs) to the B
function of PLB1
0B
P1SFDIMKB
0x00
Ignore mask for all seven SFD inputs (VH, two VBs, four VPs) to the B
function of PLB1
10
P2PLBPOLA
0x00
Polarity sense for all eight other PLB outputs when used as inputs to the
A function of PLB2
11
P2PLBIMKA
0x00
Ignore mask for all eight other PLB outputs when used as inputs to the A
function of PLB2
12
P2SFDPOLA
0x00
Polarity sense for all seven SFD inputs (VH, two VBs, four VPs) to the A
function of PLB2
13
P2SFDIMKA
0x00
Ignore mask for all seven SFD inputs (VH, two VBs, four VPs) to the A
function of PLB2
14
P2GPIPOL
0x00
Polarity sense and ignore mask bits for all four GPIs when used as inputs
to the A function of PLB2
Rev. B | Page 23 of 52
相关PDF资料 |
PDF描述 |
|---|---|
| LTC1622CMS8 | IC REG CTRLR BUCK PWM CM 8-MSOP |
| VI-2WD-EW-F3 | CONVERTER MOD DC/DC 85V 100W |
| LT1725IS#TRPBF | IC REG CTRLR FLYBK ISO CM 16SOIC |
| SRP1235-R47M | INDUCTOR 470NH 32A SMD |
| EEC49DREH-S93 | CONN EDGECARD 98POS .100 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADM1060ARU-U1 | 制造商:Analog Devices 功能描述:- Bulk |
| ADM1060ARUZ | 功能描述:IC SUPERVIS/SEQUENC 7-CH 28TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:Super Sequencer® 其它有关文件:STM6717 View All Specifications 标准包装:1 系列:- 类型:多压监控器 监视电压数目:2 输出:开路漏极或开路集电极 复位:低有效 复位超时:最小为 600 ms 电压 - 阀值:1.11V，3.075V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:Digi-Reel® 产品目录页面:1194 (CN2011-ZH PDF) 其它名称:497-7019-6 |
| ADM1060ARUZCS0804 | 制造商:Analog Devices 功能描述: |
| ADM1060ARUZ-REEL7 | 功能描述:IC SUPERVSR/SEQUENCR 7CH 28TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:Super Sequencer® 标准包装:1 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:高有效 复位超时:- 电压 - 阀值:1.8V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:6-TSOP（0.059"，1.50mm 宽）5 引线 供应商设备封装:5-TSOP 包装:剪切带 (CT) 其它名称:NCP301HSN18T1GOSCT |
| ADM1062 | 制造商:AD 制造商全称:Analog Devices 功能描述:Multisupply Supervisor/Sequencer with Margining Control and Temperature Monitoring |
发布紧急采购，3分钟左右您将得到回复。