参数资料
型号: ADM1064ASUZ
厂商: Analog Devices Inc
文件页数: 26/32页
文件大小: 0K
描述: IC SEQUENCER/SUPERVISOR 48-TQFP
标准包装: 1
系列: Super Sequencer®
类型: 序列发生器
监视电压数目: 10
输出: 可编程
电压 - 阀值: 可调节/可选择
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-TQFP
供应商设备封装: 48-TQFP(7x7)
包装: 托盘
产品目录页面: 788 (CN2011-ZH PDF)
配用: EVAL-ADM1064TQEB-ND - BOARD EVALUATION FOR ADM1064TQ
ADM1064
SMBus PROTOCOLS FOR RAM AND EEPROM
The ADM1064 contains volatile registers (RAM) and nonvolatile
registers (EEPROM). User RAM occupies Address 0x00 to
Address 0xDF; the EEPROM occupies Address 0xF800 to
Address 0xFBFF.
Data can be written to and read from both the RAM and the
EEPROM as single data bytes. Data can be written only to
unprogrammed EEPROM locations. To write new data to a
programmed location, the location contents must first be erased.
EEPROM erasure cannot be done at the byte level. The EEPROM
is arranged as 32 pages of 32 bytes each, and an entire page must
be erased.
?
To erase a page of EEPROM memory. EEPROM memory
can be written to only if it is unprogrammed. Before writing
to one or more EEPROM memory locations that are already
programmed, the page(s) containing those locations must
first be erased. EEPROM memory is erased by writing a
command byte.
The master sends a command code telling the slave device to
erase the page. The ADM1064 command code for a page
erasure is 0xFE (1111 1110). Note that for a page erasure to
take place, the page address must be given in the previous
write word transaction (see the Write Byte/Word section).
In addition, Bit 2 in the UPDCFG register (Address 0x90)
must be set to 1.
Page erasure is enabled by setting Bit 2 in the UPDCFG register
1
2
3
4
5
6
(Address 0x90) to 1. If this bit is not set, page erasure cannot occur,
even if the command byte (0xFE) is programmed across the
S
SLAVE
ADDRESS
W
A
COMMAND
BYTE
(0xFE)
A
P
SMBus.
WRITE OPERATIONS
The SMBus specification defines several protocols for different
types of read and write operations. The following abbreviations
are used in Figure 34 to Figure 42:
S = Start
P = Stop
R = Read
W = Write
A = Acknowledge
A = No acknowledge
Figure 35. EEPROM Page Erasure
As soon as the ADM1064 receives the command byte,
page erasure begins. The master device can send a stop
command as soon as it sends the command byte. Page
erasure takes approximately 20 ms. If the ADM1064 is
accessed before erasure is complete, it responds with a
no acknowledge (NACK).
Write Byte/Word
In a write byte/word operation, the master device sends a
command byte and one or two data bytes to the slave device,
as follows:
The ADM1064 uses the following SMBus write protocols.
Send Byte
In a send byte operation, the master device sends a single
command byte to a slave device, as follows:
1.
2.
3.
4.
The master device asserts a start condition on SDA.
The master sends the 7-bit slave address followed by the
write bit (low).
The addressed slave device asserts an ACK on SDA.
The master sends a command code.
1.
2.
3.
The master device asserts a start condition on SDA.
The master sends the 7-bit slave address followed by the
write bit (low).
The addressed slave device asserts an acknowledge (ACK)
on SDA.
5.
6.
7.
8.
9.
The slave asserts an ACK on SDA.
The master sends a data byte.
The slave asserts an ACK on SDA.
The master sends a data byte or asserts a stop condition.
The slave asserts an ACK on SDA.
4.
5.
6.
The master sends a command code.
The slave asserts an ACK on SDA.
The master asserts a stop condition on SDA, and the
transaction ends.
10. The master asserts a stop condition on SDA to end the
transaction.
In the ADM1064, the write byte/word protocol is used for three
purposes:
In the ADM1064, the send byte protocol is used for two
purposes:
? To write a register address to the RAM for a subsequent
?
To write a single byte of data to the RAM. In this case, the
command byte is RAM Address 0x00 to RAM Address 0xDF,
and the only data byte is the actual data, as shown in Figure 36.
single byte read from the same address, or for a block read
1
2
3
4
5
6
7 8
S ADDRESS W A
or a block write starting at that address, as shown in Figure 34.
1 2 3 4 5 6
SLAVE
RAM
ADDRESS
(0x00 TO 0xDF)
A DATA A P
S
SLAVE
ADDRESS
W
A
RAM
ADDRESS
(0x00 TO 0xDF)
A
P
Figure 36. Single Byte Write to the RAM
Figure 34. Setting a RAM Address for Subsequent Read
Rev. D | Page 26 of 32
相关PDF资料
PDF描述
ECO-S2GB221CA CAP ALUM 220UF 400V 20% SNAP
LTC690CN8#PBF IC MPU SUPERVISORY CIRCUIT 8-DIP
M3DRK-1060K IDC CABLE - MKR10K/MC10F/MPR10K
LTC2928IG#PBF IC PWR SUPPLY SEQUENCER 36SSOP
2-6278896-5 CA,62.5,MTRJ-SC
相关代理商/技术参数
参数描述
ADM1065 制造商:AD 制造商全称:Analog Devices 功能描述:Super Sequencer-TM and Monitor
ADM1065ACP 制造商:Analog Devices 功能描述:Volt Supervisor Sequencer/Monitor 2.7V to 5.4V 40-Pin LFCSP EP
ADM1065ACP-REEL 制造商:AD 制造商全称:Analog Devices 功能描述:Super Sequencer-TM and Monitor
ADM1065ACP-REEL7 制造商:AD 制造商全称:Analog Devices 功能描述:Super Sequencer-TM and Monitor
ADM1065ACPZ 功能描述:IC SEQUENCER/SUPERVISOR 40-LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:Super Sequencer® 标准包装:1 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:高有效 复位超时:- 电压 - 阀值:1.8V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:6-TSOP(0.059",1.50mm 宽)5 引线 供应商设备封装:5-TSOP 包装:剪切带 (CT) 其它名称:NCP301HSN18T1GOSCT