参数资料
型号: ADM1178-2ARMZ-R7
厂商: Analog Devices Inc
文件页数: 13/24页
文件大小: 0K
描述: IC CTRLR HOTSWAP 16.5V 10-MSOP
产品培训模块: Hot Swap Design
标准包装: 1
类型: 热交换控制器
应用: 通用
内部开关:
电流限制: 可调
电源电压: 3.15 V ~ 16.5 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 10-TFSOP,10-MSOP(0.118",3.00mm 宽)
供应商设备封装: 10-MSOP
包装: 标准包装
产品目录页面: 792 (CN2011-ZH PDF)
配用: EVAL-ADM1178EBZ-ND - BOARD EVALUATION FOR ADM1178
其它名称: ADM1178-2ARMZ-R7DKR
Data Sheet
GATE AND TIMER FUNCTIONS DURING A HOT
SWAP OPERATION
During hot insertion of a board onto a live supply rail at VCC,
the abrupt application of supply voltage charges the external
FET drain/gate capacitance, which can cause an unwanted gate
ADM1178
CALCULATING CURRENT LIMITS AND FAULT
CURRENT LIMIT TIME
The nominal linear current limit is determined by a sense
resistor connected between the VCC pin and the SENSE pin,
as given by Equation 1.
voltage spike. An internal circuit holds GATE low before the
internal circuitry wakes up. This substantially reduces the FET
current surges at insertion. The GATE pin is also held low during
the initial timing cycle until the ON pin is taken high to start
the hot swap operation.
During a hot swap operation, the GATE pin is first pulled up by
a 12.5 μA current source. If the current through the sense resistor
reaches the overcurrent fault timing threshold (V OCTRIM ), a pull-up
current of 60 μA on the TIMER pin, is turned on and the GATE
pin starts charging up. At a slightly higher voltage in the sense
resistor, the error amplifier servos the GATE pin to maintain a
I LIMIT(NOM) = V LIM(NOM) / R SENSE = 100 mV/ R SENSE
The minimum linear fault current is given by Equation 2.
I LIMIT(MIN) = V LIM(MIN) / R SENSE(MAX) = 97 mV/ R SENSE(MAX)
The maximum linear fault current is given by Equation 3.
I LIMIT(MAX) = V LIM(MAX) / R SENSE(MIN) = 103 mV/ R SENSE(MIN)
The power rating of the sense resistor should be rated at the
maximum linear fault current level.
The minimum overcurrent fault timing threshold current is
given by Equation 4.
(1)
(2)
(3)
constant current to the load by controlling the voltage across the
sense resistor to the linear current limit, V LIM .
A normal hot swap operation is complete when the board supply
capacitors near full charge and the current through the sense
resistor drops to eventually reach the level of the board load
current. As soon as the current drops below the overcurrent
fault timing threshold, the current into the TIMER pin switches
from being a 60 μA pull-up to being a 100 μA pull-down. The
ADM1178 then drives the GATE voltage as high as it can to
fully enhance the FET and reduce R ON losses to a minimum.
A hot swap operation fails if the load current does not drop
below the overcurrent fault timing threshold, V OCTRIM , before the
TIMER pin has charged up to 1.3 V. In this case, the GATE pin
is then pulled down with a 1.5 mA to 7 mA current sink (this
varies with supply voltage). The GATE pull-down stays on until
a hot swap retry starts, which can be forced by deasserting and
then reasserting the ON pin. On the ADM1178 -1, the device retries
a hot swap operation automatically after a cooldown period.
The ADM1178 also features a method of protection from sudden
load current surges, such as a low impedance fault, when the
current seen across the sense resistor may go well beyond the
linear current limit. If the fast overcurrent trip threshold,
V OCFAST , is exceeded, the 1.5 mA to 7 mA GATE pull-down is
turned on immediately. This pulls the GATE voltage down quickly
to enable the ADM1178 to limit the length of the current spike
that passes through the external FET and to bring the current
I OCTRIM(MIN) = V OCTRIM(MIN) / R SENSE(MAX) = 90 mV/ R SENSE(MAX) (4)
The maximum fast overcurrent trip threshold current is given
by Equation 5.
I OCFAST(MAX) = V OCFAST(MAX) / R SENSE(MIN) = 115 mV/ R SENSE(MIN) (5)
The fault current limit time is the time that a device spends timing
an overcurrent fault. The fault current limit time is given by
Equation 6.
t FAULT ≈ 21.7 × C TIMER ms/μF (6)
INITIAL TIMING CYCLE
When VCC is first connected to the backplane supply, the
internal supply (Time Point 1 in Figure 33) of the ADM1178
must be charged up. A very short time later (significantly less
than 1 ms), the internal supply is fully up and, because the
undervoltage lockout voltage is exceeded at VCC, the device
comes out of reset. During this first short reset period, the
GATE pin is held down with a 25 mA pull-down current, and
the TIMER pin is pulled down with a 100 μA current sink.
The ADM1178 then goes through an initial timing cycle. At
Time Point 2, the TIMER pin is pulled high with 5 μA. At Time
Point 3, the TIMER reaches the V TIMERL threshold, and the first
portion of the initial cycle ends. The 100 μA current source then
pulls down the TIMER pin until it reaches 0.2 V at Time Point 4.
The initial cycle delay (Time Point 2 to Time Point 4) is related
to C TIMER as shown in Equation 7.
through the sense resistor back into linear regulation as quickly as
possible. This process protects the backplane supply from
sustained overcurrent conditions that may otherwise cause the
backplane supply to droop during the overcurrent event.
Rev. D | Page 13 of 24
t INITIAL ≈ 270 × C TIMER ms/μF
(7)
相关PDF资料
PDF描述
TLJR686M004R2900 CAP TANT 68UF 4V 20% 0805
DS1265W-150 IC NVSRAM 8MBIT 150NS 36DIP
VE-2WP-CX CONVERTER MOD DC/DC 13.8V 75W
ACM30DTKS CONN EDGECARD 60POS DIP .156 SLD
T95R107M025LAAS CAP TANT 100UF 25V 20% 2824
相关代理商/技术参数
参数描述
ADM117X-1AUJ 制造商:Analog Devices 功能描述:LOW VOLTAGE POSITIVE HOT SWAP CONTROLLER - Bulk
ADM117X-2AUJ 制造商:Analog Devices 功能描述:LOW VOLTAGE POSITIVE HOT SWAP CONTROLLER - Bulk
ADM1181 制造商:AD 制造商全称:Analog Devices 功能描述:EMI/EMC Compliant, +-15 kV ESD Protected, RS-232 Line Drivers/Receivers
ADM1181A 制造商:AD 制造商全称:Analog Devices 功能描述:EMI/EMC Compliant, +-15 kV ESD Protected, RS-232 Line Drivers/Receivers
ADM1181AAN 功能描述:IC TXRX RS-232 5V 15KV 16DIP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:121 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422,RS485 电源电压:3 V ~ 3.6 V 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-DFN(3x3) 包装:管件