- 您现在的位置：买卖IC网 > PDF目录375260 > ADMC328YR (Analog Devices, Inc.) 28-Lead ROM-Based DSP Motor Controller with Current Sense PDF资料下载
参数资料
| 型号： | ADMC328YR |
| 厂商： | Analog Devices, Inc. |
| 英文描述： | 28-Lead ROM-Based DSP Motor Controller with Current Sense |
| 中文描述： | 28 - ROM的铅基于DSP的电机控制器的电流检测 |
| 文件页数： | 13/32页 |
| 文件大小： | 234K |
| 代理商： | ADMC328YR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
ADMC328
–13–
REV. B
Width of the PWMSYNC Pulse: PWMSYNCWT Register
The PWM controller of the ADMCF328 produces an internal
PWM synchronization pulse at a rate equal to the PWM switching
frequency in single update mode and at twice the PWM frequency
in the double update mode. This PWMSYNC synchronizes
the operation of the PWM unit with the A/D converter system.
The width of this PWMSYNC pulse is programmable by the
PWMSYNCWT register. The width of the PWMSYNC pulse,
T
PWMSYNC
, is given by:
(
which means that the width of the pulse is programmable from t
CK
to 256 t
CK
(corresponding to 50 ns to 12.8
μ
s for a CLKOUT rate
of 20 MHz). Following a reset, the PWMSYNCWT register con-
tains 0x27 (= 39) so that the default PWMSYNC width is 2.0
μ
s.
PWM Duty Cycles: PWMCHA, PWMCHB, PWMCHC
Registers
The duty cycles of the six PWM output signals are controlled
by the three duty cycle registers, PWMCHA, PWMCHB, and
PWMCHC. The integer value in the register PWMCHA controls
the duty cycle of the signals on AH and AL. PWMCHB controls
the duty cycle of the signals on BH and BL, and PWMCHC
controls the duty cycle of the signals on CH and CL. The duty
cycle registers are programmed in integer counts of the funda-
mental time unit, t
CK
, and define the desired on-time of the
high-side PWM signal produced by the three-phase timing unit
over half the PWM period. The switching signals produced by
the three-phase timing unit are also adjusted to incorporate the
programmed dead time value in the PWMDT register.
The PWM is center-based. This means that in single update mode
the resulting output waveforms are symmetrical and centered in
the PWMSYNC period. Figure 7 presents a typical PWM tim-
ing diagram illustrating the PWM-related registers’ (PWMCHA,
PWMTM, PWMDT, and PWMSYNCWT) control over the
waveform timing in both half cycles of the PWM period. The
magnitude of each parameter in the timing diagram is determined
by multiplying the integer value in each register by t
CK
(typically
50 ns). It may be seen in the timing diagram how dead time is
incorporated into the waveforms by moving the switching edges
away from the instants set by the PWMCHA register.
T
t
PWMSYNCWT
PWMSYNC
CK
=
×
+
)
1
PWMCHA
2
3
PWMDT
PWMSYNCWT + 1
PWMCHA
PWMTM
PWMTM
AH
AL
PWMSYNC
SYSSTAT (3)
2
3
PWMDT
Figure 7. Typical PWM Outputs of Three-Phase Timing
Unit in Single Update Mode
Each switching edge is moved by an equal amount (PWMDT
×
t
CK
) to preserve the symmetrical output patterns. The PWMSYNC
pulse, whose width is set by the PWMSYNCWT register, is also
shown. Bit 3 of the SYSSTAT register indicates which half cycle
is active. This can be useful in double update mode, as will be
discussed later.
The resultant on-times of the PWM signals shown in Figure 7
may be written as:
T
T
PWMCHA
PWMDT
t
PWMTM
PWMCHA
PWMDT
t
AH
CK
AL
CK
=
×
×
=
×
×
2
2
(
–
)
(
–
–
)
The corresponding duty cycles are:
d
T
T
PWMCHA
PWMDT
PWMTM
d
T
T
PWMTM
PWMCHA
PWMTM
PWMDT
AH
AH
S
AL
AL
S
=
=
=
=
–
–
–
Obviously, negative values of T
AH
and T
AL
are not permitted
because the minimum permissible value is zero, corresponding
to a 0% duty cycle. In a similar fashion, the maximum value is
T
S
, corresponding to a 100% duty cycle.
The output signals from the timing unit for operation in double
update mode are shown in Figure 8. This illustrates a completely
general case where the switching frequency, dead time and duty
cycle are all changed in the second half of the PWM period. Of
course, the same value for any or all of these quantities could be
used in both halves of the PWM cycle. However, it can be seen
that there is no guarantee that symmetrical PWM signals will be
produced by the timing unit in this double update mode. Addi-
tionally, it is seen that the dead time is inserted into the PWM
signals in the same way as in the single update mode.
PWMCHA
2
PWMSYNCWT
2
+ 1
PWMCHA
1
PWMTM
1
PWMTM
2
PWMSYNCWT
1
+ 1
AH
AL
PWMSYNC
SYSSTAT (3)
2
3
PWMDT
1
2
3
PWMDT
2
Figure 8. Typical PWM Outputs of Three-Phase Timing
Unit in Double Update Mode
In general, the on-times of the PWM signals in double update
mode are defined by:
T
AH
= (
PWMCHA
1
+
PWMCHA
2
–
PWMDT
1
– PWMDT
2
)
×
t
CK
T
AL
= (
PWMTM
1
+
PWMTM
2
–
PWMCHA
1
– PWMCHA
2
–
PWMDT
1
–
PWMDT
2
)
×
t
CK
where the subscript 1 refers to the value of that register during
the first half cycle and the subscript 2 refers to the value during
the second half cycle. The corresponding duty cycles are:
相关PDF资料 |
PDF描述 |
|---|---|
| ADMC328YR-XXX-YY | 30MM FLUSH BLACK PB SPRING RTRN |
| ADMC328TR-XXX-YY | 30MM FLUSH RED PB SPRING RTRN |
| ADMC328YN-XXX-YY | 30MM FLUSH CLEAR PB SPRING RTRN |
| ADMC328TN-XXX-YY | 30MM FLUSH YELLOW PUB SPRING RTRN |
| ADMC331 | ECONOLINE: REC3-S_DRW(Z)/H4,H6 - Safety standards and approval: EN 60950 certified, rated for 250VAV (LVD test report)- Applied for Ul 1950 Component Recognised Certification- 3W DIP Package- 4kVDC & 6kVDC Isolation- Regulated Output- Continuous Short Circiut Protection Auto-Restarting |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADMC328YR-XXX-YY | 制造商:AD 制造商全称:Analog Devices 功能描述:28-Lead ROM-Based DSP Motor Controller with Current Sense |
| ADMC328YRZGEP-27RL | 制造商:Analog Devices 功能描述: |
| ADMC330 | 制造商:AD 制造商全称:Analog Devices 功能描述:Single Chip DSP Motor Controller |
| ADMC330ADVEVALKIT | 制造商:AD 功能描述:330 ANALOG DEVICE S6H1X |
| ADMC330-ADVEVALKIT | 制造商:AD 功能描述:330 ANALOG DEVICE S6H1X |
发布紧急采购，3分钟左右您将得到回复。