- 您现在的位置：买卖IC网 > PDF目录11788 > ADN8102ACPZ (Analog Devices Inc)IC EQUALIZER 4CH XSTREAM 64LFCSP PDF资料下载
参数资料
| 型号： | ADN8102ACPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 14/36页 |
| 文件大小： | 0K |
| 描述： | IC EQUALIZER 4CH XSTREAM 64LFCSP |
| 标准包装： | 1 |
| 系列： | XStream™ |
| 应用： | 以太网控制器 |
| 接口： | I²C |
| 电源电压： | 1.8 V ~ 3.3 V |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 托盘 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
ADN8102
Rev. B | Page 21 of 36
TRANSMITTERS
Output Structure and Output Levels
The ADN8102 transmitter outputs incorporate 50 Ω termina-
tion resistors, ESD protection, and an output current switch. Each
port provides control of both the absolute output level and the
pre-emphasis output level. It should be noted that the choice of
output level affects the output common-mode level. A 600 mV
peak-to-peak differential output level with full pre-emphasis
range requires an output termination voltage of 2.5 V or greater
(VTTO, VCC ≥ 2.5 V).
VCC
VTTO
OP
ON
VEE
Tx SIMPLIFIED DIAGRAM
Q1
Q2
ITOT
RN
50
RP
50
ON-CHIP
TERMINATION
V3
VC
V2
VP
V1
VN
IDC + IPE
0706
0-
006
ESD
Figure 41. Simplified Output Structure
Pre-Emphasis
The total output amplitude and pre-emphasis setting space is
reduced to a single map of basic settings that provide seven
settings of output equalization to ease programming for typical
channels. The PE_A/PE_B[1:0] pins provide selections 0, 2, 4,
and 6 of the seven pre-emphasis settings through toggle pin
control, covering the entire range of settings at lower resolution.
The full resolution of seven settings is available through the I2C
interface by writing to Bits[2:0] (PE[2:0] of the OUT_A/OUT_B
configuration registers) with I2C settings overriding the toggle
pin control. Similar to the receiver settings, the ADN8102 allows
joint control of all four channels in a transmit port. Table 15
summarizes the absolute output level, pre-emphasis level, and
high frequency boost for each of the basic control settings and
the typical length of the CX4 cable and FR4 trace that each
setting compensates.
Full control of the transmit output levels is available through the
I2C control interface. This full control is achieved by writing to
the OUT_A/OUT_B Output Level Control[1:0] registers for the
channel of interest. Table 17 shows the supported output level
settings of the OUT_A/OUT_B Output Level Control[1:0]
registers. Register settings not listed in Table 17 are not
supported by the ADN8102.
The output equalization is optimized for less than 1.75 Gbps
operation but can be optimized for higher speed applications at
up to 3.75 Gbps through the I2C control interface by writing to
the DATA RATE bit (Bit 4) of the OUT_A/OUT_B configuration
registers, with high representing 3.75 Gbps and low representing
1.75 Gbps. The PE CTL SRC bit (Bit 7) in the OUT_A/OUT_B
Output Level Control 1 register determines whether the pre-
emphasis and output current controls for the channel of interest
are selected from the optimized map or directly from the OUT_A/
OUT_B Output Level Control[1:0] registers (per channel). Setting
this bit high selects pre-emphasis control directly from the
OUT_A/OUT_B Output Level Control[1:0] registers, and setting
it low selects pre-emphasis control from the optimized map.
Table 14. Data Rate Select
OUT_A/OUT_B Configuration Bit 4
Supported Data Rates
0 (default)
0 Gbps to 1.75 Gbps
1
1.75 Gbps to 3.75 Gbps
Table 15. Transmit Pre-Emphasis Boost and Overshoot vs. Setting
PE[2:0] Register
PE[1:0] Pins
Boost (dB)
Overshoot (%)
DC Swing
(mV p-p diff)
Typical CX4 Cable
Length (Meters)
Typical FR4 Trace
Length (Inches)
0
800
0 to 2.5
0 to 5
1
Not applicable
2
25
800
2.5 to 5
0 to 5
2
1
3.5
50
800
5 to 7.5
10 to 15
3
Not applicable
4.9
75
800
7.5 to 10
10 to 15
4
2
6
100
800
10 to 12.5
15 to 20
5
Not applicable
7.4
133
600
15 to 17.5
20 to 25
6
4
9.5
200
400
20 to 22.5
25 to 30
Table 16. Output Configuration Registers
Name
Address
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Default
OUT_A/OUT_B configuration
0xC0, 0xE0
EN
DATA RATE
PE[2]
PE[1]
PE[0]
0x20
OUT_A/OUT_B Output Level Control 1
0xC1, 0xE1
PE CTL SRC
OUTx_OLEV1[6:0]
0x40
OUT_A/OUT_B Output Level Control 0
0xC2, 0xE2
OUTx_OLEV0[6:0]
0x40
相关PDF资料 |
PDF描述 |
|---|---|
| AD7669ARZ | IC I/O PORT 8BIT ANALOG 28SOIC |
| 0510210200 | CONN HOUSING 2POS 1.25MM |
| AD9883ABSTZ-140 | IC INTERFACE FLAT 140MHZ 80LQFP |
| AD9888KSZ-140 | IC FLAT PANEL INTERFACE 128-MQFP |
| AD7569JNZ | IC I/O PORT 8BIT ANALOG 24DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADN8102ACPZ-R7 | 功能描述:IC EQUALIZER 4CH XSTREAM 64LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:XStream™ 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
| ADN8102-EVALZ | 制造商:AD 制造商全称:Analog Devices 功能描述:3.75 Gbps Quad Bidirectional CX4 Equalizer |
| ADN8102XCPZ | 功能描述:Ethernet Controller Interface 制造商:analog devices inc. 系列:XStream?? 包装:- 零件状态:上次购买时间 应用:以太网控制器 接口:I2C 电压 - 电源:1.8 ~ 3.3V 封装/外壳:- 供应商器件封装:- 安装类型:- 标准包装:1 |
| ADN8810 | 制造商:Analog Devices 功能描述:- Bulk |
| ADN8810ACP | 制造商:Analog Devices 功能描述:Current Source 24-Pin LFCSP EP |
发布紧急采购，3分钟左右您将得到回复。