- 您现在的位置：买卖IC网 > PDF目录4814 > ADP160ACBZ-1.5-R7 (Analog Devices Inc)IC REG LDO 1.5V .15A 4WLCSP PDF资料下载
参数资料
| 型号： | ADP160ACBZ-1.5-R7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 5/24页 |
| 文件大小： | 0K |
| 描述： | IC REG LDO 1.5V .15A 4WLCSP |
| 产品变化通告： | 8mm Carrier Tape Changes 28/Feb/2012 |
| 标准包装： | 3,000 |
| 稳压器拓扑结构： | 正，固定式 |
| 输出电压： | 1.5V |
| 输入电压： | 2.2 V ~ 5.5 V |
| 稳压器数量： | 1 |
| 电流 - 输出： | 150mA（最小值） |
| 电流 - 限制（最小）： | 220mA |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 4-UFBGA，WLCSP |
| 供应商设备封装： | 4-WLCSP（0.96x0.96） |
| 包装： | 带卷 (TR) |
Data Sheet
ABSOLUTE MAXIMUM RATINGS
ADP160/ADP161/ADP162/ADP163
Table 3.
Parameter
VIN to GND
VOUT to GND
EN to GND
ADJ to GND
NC to GND
Storage Temperature Range
Operating Junction Temperature Range
Operating Ambient Temperature Range
Soldering Conditions
Rating
?0.3 V to +6.5 V
?0.3 V to VIN
?0.3 V to VIN
?0.3 V to VIN
?0.3 V to VIN
?65°C to +150°C
?40°C to +125°C
?40°C to +125°C
JEDEC J-STD-020
Junction-to-ambient thermal resistance (θ JA ) of the package is
based on modeling and calculation using a 4-layer board. The
junction-to-ambient thermal resistance is highly dependent on the
application and board layout. In applications where high maximum
power dissipation exists, close attention to thermal board design
is required. The value of θ JA may vary, depending on PCB material,
layout, and environmental conditions. The specified values of
θ JA are based on a 4-layer, 4 inches × 3 inches, circuit board. Refer
to JESD 51-7 and JESD 51-9 for detailed information on the
board construction. For additional information, see the AN-617
Ψ JB is the junction to board thermal characterization parameter
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
THERMAL DATA
Absolute maximum ratings only apply individually; they do not
apply in combination. The ADP16x can be damaged when the
junction temperature limits are exceeded. Monitoring ambient
temperature does not guarantee that T J is within the specified
temperature limits. In applications with high power dissipation
and poor thermal resistance, the maximum ambient temperature
may have to be derated.
In applications with moderate power dissipation and low PCB
thermal resistance, the maximum ambient temperature can
exceed the maximum limit as long as the junction temperature
is within specification limits. The junction temperature (T J ) of
the device is dependent on the ambient temperature (T A ), the
power dissipation of the device (P D ), and the junction-to-ambient
thermal resistance of the package (θ JA ).
with units of °C/W. Ψ JB of the package is based on modeling and
calculation using a 4-layer board. The JESD51-12, Guidelines for
Reporting and Using Electronic Package Thermal Information ,
states that thermal characterization parameters are not the same
as thermal resistances. Ψ JB measures the component power flowing
through multiple thermal paths rather than a single path as in
thermal resistance, θ JB . Therefore, Ψ JB thermal paths include
convection from the top of the package as well as radiation from
the package, factors that make Ψ JB more useful in real-world
applications. Maximum junction temperature (T J ) is calculated
from the board temperature (T B ) and power dissipation (P D )
using the formula
T J = T B + ( P D × Ψ JB )
Refer to JESD51-8 and JESD51-12 for more detailed information
about Ψ JB .
THERMAL RESISTANCE
θ JA and Ψ JB are specified for the worst-case conditions, that is, a
device soldered in a circuit board for surface-mount packages.
Table 4. Thermal Resistance
Package Type θ JA Ψ JB Unit
5-Lead TSOT 170 43 °C/W
Maximum junction temperature (T J ) is calculated from the ambient
temperature (T A ) and power dissipation (P D ) using the formula
4-Ball, 0.4 mm Pitch WLCSP
260
58
°C/W
T J = T A + ( P D × θ JA )
ESD CAUTION
Rev. H | Page 5 of 24
相关PDF资料 |
PDF描述 |
|---|---|
| AMC12DRYN | CONN EDGECARD 24POS .100 DIP SLD |
| AMC12DRYH | CONN EDGECARD 24POS .100 DIP SLD |
| ADP160ACBZ-1.2-R7 | IC REG LDO 1.2V .15A 4WLCSP |
| ADP151ACBZ-2.8-R7 | IC REG LDO 2.8V .2A 4WLCSP |
| MC7815ACD2TG | IC REG LDO 15V 1A D2PAK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADP160ACBZ-2.1-R7 | 功能描述:IC REG LDO 2.1V .15A 4WLCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 其它有关文件:LD39015JXX12 View All Specifications 标准包装:1 系列:- 稳压器拓扑结构:正，固定式 输出电压:1.2V 输入电压:1.5 V ~ 5.5 V 电压 - 压降（标准）:- 稳压器数量:1 电流 - 输出:150mA 电流 - 限制（最小）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:4-WFBGA，FCBGA 供应商设备封装:4-覆晶（1.07x1.07） 包装:Digi-Reel® 其它名称:497-11958-6 |
| ADP160ACBZ-2.3-R7 | 制造商:AD 制造商全称:Analog Devices 功能描述:Ultralow Quiescent Current, 150 mA, CMOS Linear Regulators |
| ADP160ACBZ-2.5-R7 | 功能描述:IC REG LDO 2.5V .15A 4WLCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 其它有关文件:LD39015JXX12 View All Specifications 标准包装:1 系列:- 稳压器拓扑结构:正，固定式 输出电压:1.2V 输入电压:1.5 V ~ 5.5 V 电压 - 压降（标准）:- 稳压器数量:1 电流 - 输出:150mA 电流 - 限制（最小）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:4-WFBGA，FCBGA 供应商设备封装:4-覆晶（1.07x1.07） 包装:Digi-Reel® 其它名称:497-11958-6 |
| ADP160ACBZ-2.75-R7 | 功能描述:IC REG LDO 2.75V .15A 4WLCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 其它有关文件:LD39015JXX12 View All Specifications 标准包装:1 系列:- 稳压器拓扑结构:正，固定式 输出电压:1.2V 输入电压:1.5 V ~ 5.5 V 电压 - 压降（标准）:- 稳压器数量:1 电流 - 输出:150mA 电流 - 限制（最小）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:4-WFBGA，FCBGA 供应商设备封装:4-覆晶（1.07x1.07） 包装:Digi-Reel® 其它名称:497-11958-6 |
| ADP160ACBZ-2.7-R7 | 制造商:AD 制造商全称:Analog Devices 功能描述:Ultralow Quiescent Current, 150 mA, CMOS Linear Regulators |
发布紧急采购，3分钟左右您将得到回复。