- 您现在的位置：买卖IC网 > PDF目录1776 > ADP1822ARQZ-R7 (Analog Devices Inc)IC REG CTRLR BUCK PWM VM 24-QSOP PDF资料下载
参数资料
| 型号： | ADP1822ARQZ-R7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 16/24页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 24-QSOP |
| 标准包装： | 1 |
| PWM 型： | 电压模式 |
| 输出数： | 1 |
| 频率 - 最大： | 720kHz |
| 电源电压： | 3.7 V ~ 5.5 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 24-SSOP（0.154"，3.90mm 宽） |
| 包装： | 标准包装 |
| 产品目录页面： | 791 (CN2011-ZH PDF) |
| 配用： | ADP1822-EVAL-ND - BOARD EVALUATION FOR ADP1822 |
| 其它名称： | ADP1822ARQZ-R7DKR |
R HI =
V OUT
R ONWC
ADP1822
DH
V FB
R DN = ? TOP ? ? 1 ? ? K MDN ? (17)
ADP1822
(14)
I LPK ? 42 μA
R LO
where:
I PKFOLDBACK is the desired short-circuit peak inductor current
limit.
I LPK is the peak inductor current limit during normal operation
V IN
M1
L V OUT
Data Sheet
Choose the low margin resistor by the equation
? R ? ? ?
? K MDN ? ? V OUT ?
where:
R DN is the down-margin resistor.
R TOP is the top voltage divider resistor from FB to the output
voltage.
V FB is the 0.6 V feedback voltage.
V OUT is the nominal output voltage setting.
K MDN is the down-margin as a ratio of the nominal output voltage
(for example, margining 4% down would be K MDN = 0.04).
DL
M2
R LO
R HI
+
C OUT
For example, for an output voltage of 1.0 V and a ±5% margin,
choose
CSL
Figure 18. Short-Circuit Current Foldback Scheme
R BOT = 10 k?
Thus,
(18)
? V ? V FB ?
? ( R TOP )( R BOT ) ?
? ? R TOP + R BOT ? ?
FEEDBACK VOLTAGE DIVIDER
The output regulation voltage is set through the feedback
voltage divider. The output voltage is reduced through the
voltage divider and drives the FB feedback input. The regulation
threshold at FB is 0.6 V. For the low-side resistor of the voltage
divider, R BOT , use 10 k?. A larger value resistor can be used but
results in a reduction in output voltage accuracy. Choose R TOP to
set the output voltage by
and
R UP = = 80 kΩ
? ?
? V FB ?
K MUP
R TOP = R BOT ? OUT ? = 6 . 67 kΩ
(19)
(20)
R TOP = R BOT ? ? OUT
? V ? V FB ?
?
? ( R TOP )( R BOT ) ?
? R TOP + R BOT ?
R UP = (16)
V FB
f CO =
f SW
f ESRZ =
1
2 π ( C OUT ) ( ESR )
? (15)
? V FB ?
where:
R TOP is the high-side voltage divider resistance.
R BOT is the low-side voltage divider resistance.
V OUT is the regulated output voltage.
V FB is the feedback regulation threshold, 0.6 V.
SETTING THE VOLTAGE MARGIN
The output voltage is margined by connecting a resistor from
FB to GND (for the high margin voltage) or FB to the output
voltage (for low margin voltage). The switches for margining
are supplied inside the ADP1822 and are controlled by the
Choose the high margin resistor by
? ?
K MUP
where:
R UP is the up-margin resistor from MUP to GND.
R BOT is the bottom voltage divider resistor from FB to GND.
R TOP is the top voltage divider resistor from FB to the output
voltage.
K MUP is the high voltage margin as a ratio of the output voltage
(for example, margining 4% up would be K MUP = 0.04).
and
? R ? ? ?
R DN = ? TOP ? ? 1 ? ? K MDN ? = 46 . 7 kΩ (21)
? ? ? ?
? K MDN ? ? V OUT ?
COMPENSATING THE REGULATOR
The output of the error amplifier at COMP is used to compensate
the regulation control system. Connect a resistor capacitor (RC)
network from COMP to FB to compensate the regulator.
The first step of selecting the compensation components is
determining the desired regulation-control crossover frequency,
f CO . Choose a crossover frequency approximately 1/10 of the
switching frequency, or
(22)
10
The characteristics of the output capacitor affect the compensation
required to stabilize the regulator. The output capacitor acts
with its ESR to form a zero. Calculate the ESR zero frequency by
(23)
Note that as similar capacitors are placed in parallel, the ESR
zero frequency remains the same.
If f ESRZ ≤ f CO /2, use the ESR zero to stabilize the regulator (see the
feed-forward network to stabilize the regulator (see the
Rev. D | Page 16 of 24
相关PDF资料 |
PDF描述 |
|---|---|
| ADP1823ACPZ-R7 | IC REG CTRLR BUCK PWM VM 32LFCSP |
| ADP1828ACPZ-R7 | IC REG CTRLR BUCK PWM VM 20LFCSP |
| ADP1829ACPZ-R7 | IC REG CTRLR BUCK PWM VM 32LFCSP |
| ADP1850ACPZ-R7 | IC REG CTRLR BUCK PWM CM 32LFCSP |
| ADP1864AUJZ-R7 | IC REG CTRLR BUCK PWM TSOT23-6 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADP1822-BL1-EVZ | 制造商:Analog Devices 功能描述:Evaluation Board For PWM, Step-Down DC-To-DC Controller With Margining And Tracking 制造商:Analog Devices 功能描述:BLANK ADISIMPOWER EVAL ADP1822 - Boxed Product (Development Kits) |
| ADP1822-BL2-EVZ | 制造商:Analog Devices 功能描述:Evaluation Board For PWM, Step-Down DC-To-DC Controller With Margining And Tracking 制造商:Analog Devices 功能描述:BLANK ADISIMPOWER EVAL ADP1822 - Boxed Product (Development Kits) |
| ADP1822-EVAL | 功能描述:BOARD EVALUATION FOR ADP1822 RoHS:否 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC，步升 输出及类型:1，非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ADP1823 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual, Interleaved, Step-Down DC-to-DC Controller with Tracking |
| ADP1823ACPZ | 制造商:Analog Devices 功能描述:IC CONTROLLER STEP DOWN DUAL SMD |
发布紧急采购，3分钟左右您将得到回复。